All-digital phase locked loop for clock recovery

被引：0
|
作者：
Wei, H [1 ]
Cheng, T [1 ]
机构：
[1] Beijing Jiaotong Univ, Sch Elect & Informat Engn, Beijing, Peoples R China
来源：
ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3 | 2005年
关键词：
phase locked loop; FPGA; clock and data recovery circuit;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A first-order all-digital phase locked loop for clock recovery is presented in this paper. The circuit is realized by EP1K50QC208-3, which is a kind of FPGA made by ALTERA, and all the components of the circuit are described by VHDL language. It has been demonstrated that the circuit can recover clock correctly by the simulation and hardware experiment. The circuit is simple, versatile, and suitable for VLSI design and well represented the advantages of the digitalization. So it can be used in the VLSI as an IP core.
引用
收藏
页码：395 / 398
页数：4
相关论文
共 50 条
  • [21] All Digital Phase Locked Loop with Input Clock fail Detector
    Aswathi, T., V
    Sathishkumar, P.
    2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2015, : 62 - 66
  • [22] An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
    Chuang, Yun-Chen
    Tsai, Sung-Lin
    Liu, Cheng-En
    Lin, Tsung-Hsien
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 297 - 300
  • [23] A New All-Digital Phase-Locked Loop Based on Single CPLD
    Shen, Weicong
    Zhang, Fan
    PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 307 - 310
  • [24] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
    Zhao, Jun
    Kim, Yong-Bin
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
  • [25] An All-Digital Phase-Locked Loop Compiler with Liberty Timing Files
    Chung, Ching-Che
    Sheng, Duo
    Chen, Chen-Han
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [26] CMOS high-resolution all-digital phase-locked loop
    Mokhtari, E
    Sawan, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
  • [27] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure
    Chau, Yawgeng A.
    Chen, Chen-Feng
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
  • [28] Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model
    Koskin, Eugene
    Bisiaux, Pierre
    Galayko, Dimitri
    Blokhina, Elena
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 77 - 81
  • [29] An FPGA-Based Linear All-Digital Phase-Locked Loop
    Kumm, Martin
    Klingbeil, Harald
    Zipf, Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2487 - 2497
  • [30] An All-Digital Optical Phase-Locked Loop Suitable for Satellite Downlinks
    Panasiewicz, Jognes
    Arab, Nisrine
    Destic, Fabien
    Pacheco, Gefeson M.
    Rissons, Angelique
    PHOTONICS, 2023, 10 (12)
12345