All-digital phase locked loop for clock recovery

被引：0

作者：

Wei, H ^{[1
]}

Cheng, T ^{[1
]}

机构：

[1] Beijing Jiaotong Univ, Sch Elect & Informat Engn, Beijing, Peoples R China

来源：

ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3 | 2005年

关键词：

phase locked loop; FPGA; clock and data recovery circuit;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A first-order all-digital phase locked loop for clock recovery is presented in this paper. The circuit is realized by EP1K50QC208-3, which is a kind of FPGA made by ALTERA, and all the components of the circuit are described by VHDL language. It has been demonstrated that the circuit can recover clock correctly by the simulation and hardware experiment. The circuit is simple, versatile, and suitable for VLSI design and well represented the advantages of the digitalization. So it can be used in the VLSI as an IP core.

引用

页码：395 / 398

页数：4

共 50 条

[11] Design scheme for an all-digital phase locked loop with a high performance
Qu B.
Cheng T.
Yu D.
Li Z.
Zhou W.
Li S.
Liu L.
Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (01): : 112 - 116
[12] SECOND-ORDER ALL-DIGITAL PHASE-LOCKED LOOP
HOLMES, JK
TEGNELIA, CR
IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (01) : 62 - 68
[13] An all-digital phase-locked loop demodulator based on FPGA
Gong, X. F.
Cui, Z. D.
2017 3RD INTERNATIONAL CONFERENCE ON APPLIED MATERIALS AND MANUFACTURING TECHNOLOGY (ICAMMT 2017), 2017, 242
[14] Design and Emulation of All-Digital Phase-Locked Loop on FPGA
Radhapuram, Saichandrateja
Yoshihara, Takuya
Matsuoka, Toshimasa
ELECTRONICS, 2019, 8 (11)
[15] The Implementation of An Adaptive Bandwidth All-Digital Phase-Locked Loop
Chen, Chen-Feng
Chau, Yawgeng A.
TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1182 - 1185
[16] All-digital phase-locked loop for optical interconnect applications
Hieu, Ngo Trong
Lee, Tae-Woo
Park, Hyo-Hoon
9TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: TOWARD NETWORK INNOVATION BEYOND EVOLUTION, VOLS 1-3, 2007, : 1829 - +
[17] Loop Latency Reduction Technique for All-Digital Clock and Data Recovery Circuits
Chen, I-Fong
Yang, Rong-Jyi
Liu, Shen-Iuan
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 309 - 312
[18] An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop
Namgoong, Won
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 1025 - 1035
[19] An All-Digital Phase-Locked Loop for Digital Power Management Integrated Chips
Chung, Yu-Ming
Wei, Chia-Ling
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2413 - 2416
[20] Direct Digital Synthesis-Based All-Digital Phase-Locked Loop
Vezant, Benoit
Mansuy, Cedric
Bui, Hung Tien
Boyer, Francois-Raymond
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 49 - +

← 1 2 3 4 5 →