A 0.9-3.5 GHz high linearity, good efficiency CMOS broadband power amplifier using stagger tuning technique

A simple CMOS broadband power amplifier design with high linearity and good efficiency is proposed.The proposed power amplifier design employed stagger tuning technique that consist of two stages amplifier with different resonant frequencies to obtain a wider bandwidth from 0.9 to 3.5 GHz and low power consumption. To obtain high linearity self-biased circuit is employed at the first stage of amplifier. The measurement results indicated that the proposed design achieves average gain of 8.5 dB, an input return loss (S11) less than -3 dB and output return loss (S22) less than -5 dB. High linearity, that is, IIP3 of 13.4 dBm at 2 GHz, power added efficiency of 34% is obtained while consuming 24.4 mW power from 1.5 V supply voltage. (c) 2012 Wiley Periodicals, Inc. Microwave Opt Technol Lett 54:2881:2884, 2012; View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.27212