Design and Implementation of Quantum Circuits for Fault-Tolerant Architectures

被引:0
作者
Prousalis, Konstantinos [1 ]
Konofaos, Nikos [1 ]
机构
[1] Aristotle Univ Thessaloniki, Dept Informat, Thessaloniki, Greece
来源
2017 4TH PANHELLENIC CONFERENCE ON ELECTRONICS AND TELECOMMUNICATIONS (PACET) | 2017年
关键词
quantum; computation; circuit; design; simulation; software; QuCirDET; encoding; decoding; error correction; COMPUTATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The circuit model of quantum computation is the most common way to achieve a high-level representation of the computing evolution in a quantum computer. By using an already proposed software tool, the design and implementation processes are described for different architectures. The utility and potency of this tool is tested. Some representative examples are demonstrated to depict how it actually contributes to the implementation of a quantum circuit. Particular facilities may speedup the implementation process. A logic circuit's implementation can be automatically transformed into a fault tolerant one by including the auxiliary encoding circuit overhead. Different design techniques are supported and recovery mechanisms can be included.
引用
收藏
页码:173 / 176
页数:4
相关论文
共 15 条
[11]  
SHOR PW, 1994, AN S FDN CO, P124
[12]   Fault-tolerant quantum computation [J].
Shor, PW .
37TH ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, PROCEEDINGS, 1996, :56-65
[13]   Active stabilization, quantum computation, and quantum state synthesis [J].
Steane, AM .
PHYSICAL REVIEW LETTERS, 1997, 78 (11) :2252-2255
[14]  
Van den Nest M, 2010, QUANTUM INF COMPUT, V10, P258
[15]  
Wecker D., LANGUAGE INTEGRATED