Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles

被引：0

作者：

Atani, R. E. ^{[1
]}

Mirzakuchaki, S. ^{[1
]}

Atani, S. E. ^{[1
]}

Meier, W. ^{[1
]}

机构：

[1] Iran Univ Sci & Technol, Dept Elect Engn, Tehran, Iran

来源：

MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年

关键词：

DPA; stream cipher; Trivium; SABL; eSTREAM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competition on April 15, 2008. The cipher is designed by two submicron technologies and simulated by HSpice. According to the simulations, SABL styles show a relatively good resistance to DPA attacks and are a good choice I-or designing hardware oriented stream ciphers. The paper presents the tradeoffs involved in designing the architecture, and design for performance issues.

引用

页码：203 / 207

页数：5

共 9 条

[1] [Anonymous], 28 EUR SOL STAT CIRC
[2] [Anonymous], 2005, TRIVIUM SPECIFICATIO
[3] Fischer W, 2007, LECT NOTES COMPUT SC, V4377, P257
[4] GIERLICHS B, 2008, SASC 2008 LAUS SWITZ, P320
[5] Kocher Paul, 1999, LECT NOTES COMPUTER, P388, DOI DOI 10.1007/3-540-48405-1_25
[6] Mangard Stefan, 2007, POWER ANAL ATTACKS R
[7] Measurement of glitches based on variable gate delay model using VHDL simulator
Seko, T
Nakamura, A
Kikuno, T
[J]. APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 767 - 770
[8] TIRI K, 2004, 30 EUR C SOL STAT CI, P179
[9] 2008, ESTREAM PORTFOLIO

← 1 →