Phase Noise Modeling for Integrated PLLs in FMCW Radar

被引：30

作者：

Herzel, Frank ^{[1
]}

Ergintav, Arzu ^{[1
]}

Sun, Yaoming ^{[1
]}

机构：

[1] IHP Microelect, D-15236 Frankfurt, Oder, Germany

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2013年 / 60卷 / 03期

关键词：

Frequency-modulated continuous-wave (FMCW) radar; frequency synthesizer; phase noise; phase-locked loop (PLL); FREQUENCY-SYNTHESIZERS; GHZ; TRANSCEIVER; BANDWIDTH;

D O I：

10.1109/TCSII.2013.2240852

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effect of frequency modulation (FM) on the phase noise spectrum of a charge pump phase-locked loop (PLL) for frequency-modulated continuous-wave (FMCW) radar is investigated. The static phase error is calculated as a function of frequency ramp slope and basic PLL design parameters. The phase noise spectrum under FM is deduced from the spectrum in the steady state. Design guidelines for integrated PLLs to be used in FMCW radar are derived from theoretical considerations and experimental results from the literature.

引用

页码：137 / 141

页数：5

共 20 条

[1] A 4GHz fractional-N synthesizer for IEEE 802.11a [J].

Chien, HM ;

Lin, TH ;

Ibrahim, B ;

Zhang, LJ ;

Rofougaran, M ;

Rofougaran, A ;

Kaiser, WJ .

2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :46-49

[2] On the analysis of ΔΣ fractional-N frequency synthesizers for high-spectral purity [J].

De Muer, B ;

Steyaert, MSJ .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (11) :784-793

[3]

Dudek M., 2011, Proceedings of the 2011 IEEE CIE International Conference on Radar (Radar), P494, DOI 10.1109/CIE-Radar.2011.6159587

[4]

Feynman R. P., 1964, FEYNMAN LECT PHYS, P25

[5] An integrated CMOS RF synthesizer for 802.11a wireless LAN [J].

Herzel, F ;

Fischer, G ;

Gustat, H .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) :1767-1770

[6] Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-N PLLs [J].

Herzel, Frank ;

Osmany, Sabbir A. ;

Scheytt, J. Christoph .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (08) :1914-1924

[7] An integrated 10 GHz low-noise phase-locked loop with improved PVT tolerance [J].

Hu, Kai ;

Osmany, Sabbir A. ;

Scheytt, J. Christoph ;

Herzel, Frank .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (03) :319-330

[8]

Lacaita A, 2007, INTEGRATED FREQUENCY SYNTHESIZERS FOR WIRELESS SYSTEMS, P1, DOI 10.1017/CBO9780511541131

[9] A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology [J].

Lee, Jri ;

Li, Yi-An ;

Hung, Meng-Hsiung ;

Huang, Shih-Jou .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) :2746-2756

[10] Analysis of VCO Phase Noise in Charge-Pump Phase-Locked Loops [J].

Maffezzoni, Paolo ;

Levantino, Salvatore .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) :2165-2175

← 1 2 →