Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, K ^{[1
]}

Moshnyaga, VG

Murakami, K

机构：

[1] Fukuoka Univ, Dept Elect & Comp Sci, Kasuga, Fukuoka 8140133, Japan

[2] Kyushu Univ, Dept Informat, Kasuga, Fukuoka 8168580, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 02期

关键词：

cache; low power; look up; run time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache." The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

页数：9

共 50 条

[41] Low-power instruction cache design based on record buffer
School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China
Jisuanji Yanjiu yu Fazhan, 2006, 4 (744-751): : 744 - 751
[42] Design of New Low-Power High-Performance Full Adder with New XOR-XNOR Circuit
Morad, Milad Jalalian Abbas
Talebiyan, Seyyed Reza
Pakniyat, Ebrahim
SECOND INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK 2015), 2015, : 153 - 158
[43] A High-Performance Low-Power H.264/AVC Video Decoder Accelerator for Embedded Systems
Kuo, Huang-Chih
Chen, Jian-Wen
Lin, Youn-Long
2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 1 - 8
[44] A resilient, high-performance, low-power 11T CNTFET SRAM cell for IoT implementations
Jayanthi, S.
Raja, P.
Pushpa, M.
Subhashini, S.
Jeethika, U.
PHYSICA SCRIPTA, 2025, 100 (05)
[45] Low-power analogue computational blocks based on high-performance floating-gate MOSFET resistor
Rana, Charu
Afzal, Neelofar
Prasad, Dinesh
INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (05) : 663 - 678
[46] Haptic Teleoperation goes Wireless: Evaluation and Benchmarking of a High-Performance Low-Power Wireless Control Technology
Bolarinwa, Joseph
Smith, Alex
Aijaz, Adnan
Stanoev, Aleksandar
Sooriyabandara, Mahesh
Giuliani, Manuel
2022 IEEE INTERNATIONAL SYMPOSIUM ON SAFETY, SECURITY, AND RESCUE ROBOTICS (SSRR), 2022, : 300 - 307
[47] Topology Selection of FPGA Look-up Tables for Low-Leakage Operation
Nair, Pradeep S.
Koppa, Santosh
John, Eugene B.
Kudithipudi, Dhireesha
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 73 - +
[48] Low-Power, Large-Area and High-Performance CdSe Quantum Dots/Reduced Graphene Oxide Photodetectors
Shih, Yi-Hsiang
Chen, You-Ling
Tan, Jui-Hsin
Chang, Sheng Hsiung
Uen, Wu-Yih
Chen, Shih-Lun
Lin, Ming-Yi
Chen, Yu-Cheng
Tu, Wei-Chen
IEEE ACCESS, 2020, 8 : 95855 - 95863
[49] Monolayer HfS3: A Potential Candidate for Low-Power and High-Performance Field-Effect Transistors
Naseer, Ateeb
Bhowmick, Somnath
Agarwal, Amit
Chauhan, Yogesh Singh
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 19 - 21
[50] A low-power high-performance configurable auto-gain control loop for a digital hearing aid SoC
陈铖颖
刘海南
黑勇
范军
胡晓宇
Journal of Semiconductors, 2013, (10) : 153 - 158

← 1 2 3 4 5 →