Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, K ^{[1
]}

Moshnyaga, VG

Murakami, K

机构：

[1] Fukuoka Univ, Dept Elect & Comp Sci, Kasuga, Fukuoka 8140133, Japan

[2] Kyushu Univ, Dept Informat, Kasuga, Fukuoka 8168580, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 02期

关键词：

cache; low power; look up; run time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache." The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

页数：9

共 50 条

[31] A high-performance, low-power Sigma triangle ADC for digital audio applications
Hao, Luo
Yan, Han
Cheung, Ray C. C.
Han Xiaoxia
Ma Shaoyu
Ying Peng
Zhu Dazhong
JOURNAL OF SEMICONDUCTORS, 2010, 31 (05) : 0550091 - 0550097
[32] Mixed Full Adder topologies for high-performance low-power arithmetic circuits
Alioto, M.
Di Cataldo, G.
Palumbob, G.
MICROELECTRONICS JOURNAL, 2007, 38 (01) : 130 - 139
[33] Buffer-Controlled Cache for Low-Power Multicore Systems
Calagos, Marven
Chu, Yul
2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 147 - 152
[34] A Novel Fast, Low-Power and High-Performance XOR-XNOR Cell
Valashani, Majid Amini
Mirzakuchaki, Sattar
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 694 - 697
[35] High-performance and low-power memory-interface architecture for video processing applications
Kim, H
Park, IC
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (11) : 1160 - 1170
[36] Linking history based low-power instruction cache
Gong S.-S.
Wu X.-B.
Meng J.-Y.
Ding Y.-L.
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2011, 45 (03): : 467 - 471+502
[37] A low-power cache with successive tag comparison algorithm
Kim, TC
Kim, C
Chung, BY
Kim, SW
CURRENT APPLIED PHYSICS, 2005, 5 (03) : 227 - 230
[38] Low-power high-performance double-gate fully depleted SOI circuit design
Zhang, RT
Roy, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 852 - 862
[39] Comparative study on low-power high-performance standard-cell flip-flops
Oskuii, ST
Alvandpour, A
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 390 - 398
[40] E6500: FREESCALE'S LOW-POWER, HIGH-PERFORMANCE MULTITHREADED EMBEDDED PROCESSOR
Burgess, David
Gieske, Edmund
Holt, James
Hoy, Thomas
Whisenhunt, Gary
IEEE MICRO, 2012, 32 (05) : 26 - 36

← 1 2 3 4 5 →