Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, K ^{[1
]}

Moshnyaga, VG

Murakami, K

机构：

[1] Fukuoka Univ, Dept Elect & Comp Sci, Kasuga, Fukuoka 8140133, Japan

[2] Kyushu Univ, Dept Informat, Kasuga, Fukuoka 8168580, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 02期

关键词：

cache; low power; look up; run time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache." The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

页数：9

共 50 条

[1] Trends in high-performance, low-power cache memory architectures
Inoue, K
Moshnyaga, VG
Murakami, K
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
[2] A high-performance and low-power cache architecture with speculative way-selection
Inoue, K
Ishihara, T
Murakami, K
IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 186 - 194
[3] Low Power Look-Up Table Topologies for FPGAs
Subbareddy, Thadigotla Venkata
Reddy, Bommepalli Madhava
Upadhyay, Har Narayan
Elamaran, V.
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 91 - 94
[4] High-performance low-power FFT cores
Han, Wei
Erdogan, Ahmet T.
Arslan, Tughrul
Hasan, Mohd.
ETRI JOURNAL, 2008, 30 (03) : 451 - 460
[5] A high-performance/low-power on-chip memory-path architecture with variable cache-line size
Inoue, K
Kai, K
Murakami, K
IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11): : 1716 - 1723
[6] Design of high-performance low-power full adder
Nehru, K.
Shanmugam, A.
INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2014, 49 (02) : 134 - 140
[7] Low-power high-performance arithmetic circuits and architectures
Fahim, AM
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
[8] A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches
Youn, Sungjune
Kim, Hyunhee
Kim, Jihong
ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 56 - 61
[9] A high-performance,low-power ∑△ ADC for digital audio applications
罗豪
韩雁
张泽松
韩晓霞
马绍宇
应鹏
朱大中
半导体学报, 2010, 31 (05) : 114 - 120
[10] Two New Low-Power and High-Performance Full Adders
Moaiyeri, Mohammad Hossein
Mirzaee, Reza Faghih
Navi, Keivan
JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126

← 1 2 3 4 5 →