Hybrid BIST optimization using reseeding and test set compaction

被引:1
|
作者
Jervan, Gert [1 ]
Orasson, Elmet [1 ]
Kruus, Helena [1 ]
Ubar, Rairnund [1 ]
机构
[1] Tallinn Univ Technol, Dept Comp Engn, EE-12618 Tallinn, Estonia
关键词
BIST; hybrid BIST; SoC test; test partitioning; test compaction;
D O I
10.1016/j.micpro.2008.03.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Classical built-in self-test (BIST) approaches are largely based on pseudorandom testing, and using linear feedback shift registers (LFSR) for test set generation and test response compaction. In this paper, we are concentrating on one possible extension of the classical BIST, namely hybrid BIST, where pseudorandom test patterns are complemented with pre-computed deterministic test patterns to increase the fault coverage and to reduce test time. We will propose a novel method for hybrid BIST optimization, based on reseeding and test set compaction. The objective is to minimize the test time at given test memory constraints, without losing test quality. We will compare the proposed method with hybrid BIST methods developed earlier and analyze its Suitability for testing core-based systems. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:254 / 262
页数:9
相关论文
共 27 条
  • [1] BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding
    Sadredini, Elahe
    Najafi, Mohammadreza
    Fathy, Mahmood
    Navabi, Zeinalabedin
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 145 - 149
  • [2] Optimization of memory-constrained hybrid BIST for testing core-based systems
    Jervan, Gert
    Kruus, Helena
    Orasson, Elmet
    Ubar, Raimund
    2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 71 - 77
  • [3] Optimization of test accesses with a combined BIST and external test scheme
    Sugihara, M
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2731 - 2738
  • [4] Hybrid BIST design for n-detection test using partially rotational scan
    Ichino, K
    Asakawa, T
    Fukumoto, S
    Iwasaki, K
    Kajihara, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1490 - 1497
  • [5] Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2629 - 2638
  • [6] TEST TIME OPTIMIZATION BY REVISITING NOTES IN VLSI BIST TECHNIQUE
    Sribhuvaneshwari, H.
    Suthendran, K.
    3C TECNOLOGIA, 2020, (SI): : 19 - 33
  • [7] Optimization and implement technique for test generation in the design of BIST architecture
    Tan, EM
    Lei, J
    Zhang, Y
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 1650 - 1654
  • [8] Test Time Minimization for Hybrid BIST of Core-Based Systems
    Gert Jervan
    Petru Eles
    Zebo Peng
    Raimund Ubar
    Maksim Jenihhin
    Journal of Computer Science and Technology, 2006, 21 : 907 - 912
  • [9] Test time minimization for hybrid BIST of core-based systems
    Jervan, Gert
    Eles, Petru
    Peng, Zebo
    Ubar, Raimund
    Jenihhin, Maksim
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (06) : 907 - 912
  • [10] A Hybrid Low-Cost PLL Test Scheme based on BIST Methodology
    Cai, Zhikuang
    Que, Shixuan
    Liu, Tingting
    Xu, Haobo
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 354 - 357