Smart pixel-based free-space interconnects: solving the high-speed multi-chip packaging bottleneck

被引:0
|
作者
Haney, MW [1 ]
Christensen, MP [1 ]
Milojkovic, P [1 ]
McFadden, MJ [1 ]
机构
[1] George Mason Univ, Fairfax, VA 22030 USA
关键词
D O I
10.1117/12.448005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As IC densities grow to 100's of millions of devices per chip and beyond, the inter-chip link bandwidth becomes a critical performance-limiting bottleneck in many applications. Electronic packaging technology has not kept pace with the growth of IC I/O requirements. Recent advances in smart pixel technology, however, offer the potential to use 3-D optical interconnects to overcome the inter-chip I/O bottleneck by linking dense arrays of Vertical Cavity Surface Emitting Lasers (VCSELs) and photodetectors, which are directly integrated onto electronic IC circuits. Many switching and parallel computing applications demand multi-chip interconnection fabrics that achieve high-density global I/O across an array of chips. Such global interconnections require a high degree of space-variance in the interconnection fabric, in addition to high inter-chip throughput capacity. This paper reviews the architectural and optical design issues associated with global interconnections among arrays of chips. The emphasis is on progress made in the design and implementation of the second generation Free-space Accelerator for Switching Terabit Networks (FAST-Net) prototype. The FAST-Net prototype uses a macro-optical lens array and mirror to effect a global (fully connected) fabric across a 4x4 array of smart pixel chips. Clusters of VCSELs and photodetectors are imaged onto corresponding clusters on other chips, creating a high-density bi-directional data path between every pair of smart pixel chips on a multi-chip module. The combination of programmable intra-chip, electronic routing and the fixed global inter-chip optical interconnection pattern of the FAST-Net architecture has been shown to provide a low latency, minimum complexity fabric, that can effect an arbitrary interconnection pattern across the chip array. Recent experimental results show that the narrow beam characteristics of VCSELs can be exploited in an efficient optical design for the FAST-Net optical interconnection module. A new design combines micro-, mini-, and macro-optical elements to achieve the required high registration and resolution accuracy while minimizing the packaging and alignment complexity.
引用
收藏
页码:93 / 100
页数:8
相关论文
共 50 条
  • [31] Experimental Demonstration of High-Speed Full-Duplex Reconfigurable Free-Space Card-to-Card Optical Interconnects
    Wang, Ke
    Nirmalathas, Ampalavanapillai
    Lim, Christina
    Skafidas, Efstratios
    Alameh, Kamal
    2012 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2012,
  • [32] High-speed generator for built-in self-testing of multi-chip modules
    Yarmolik, VN
    Murashko, IA
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (02) : 51 - 59
  • [33] High-Speed Reconfigurable Free-Space Optical Interconnects with Carrierless-Amplitude-Phase Modulation and Space-Time-Block Code
    Wang, Ke
    Lim, Christina
    Wong, Elaine
    Alameh, Kamal
    Kandeepan, Sithamparanathan
    Skafidas, Efstratios
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2019, 37 (02) : 627 - 633
  • [34] High-speed experimental results for an adhesive-bonded superconducting multi-chip module
    Kaplan, Steven B.
    Dotsenko, Vladimir
    Tolpygo, Diana
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2007, 17 (02) : 971 - 974
  • [35] Optimal Photodetector Size for High-Speed Free-Space Optics Receivers
    Bashir, Muhammad Salman
    Ahmed, Qasim Zeeshan
    Alouini, Mohamed-Slim
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2024, 23 (11) : 16390 - 16403
  • [36] High-speed free-space scalable switching network for parallel computing
    Chandramani, P
    Ekman, J
    Gui, P
    Wang, X
    Kiamilev, F
    Driscoll, K
    Vanvoorst, B
    Rose, F
    Nohava, J
    Cox, JA
    Christensen, M
    Milojkovic, P
    Haney, M
    OPTICS IN COMPUTING 2000, 2000, 4089 : 578 - 583
  • [37] High-Speed Free-Space QKD in the Presence of SPAD Dead Time
    Jiang, Shuangfeng
    Safari, Majid
    2022 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS (ICC WORKSHOPS), 2022, : 457 - 462
  • [38] Optoelectronic systems based on InGaAs-complementary-metal-oxide-semiconductor smart-pixel arrays and free-space optical interconnects
    Walker, AC
    Yang, TY
    Gourlay, J
    Dines, JAB
    Forbes, MG
    Prince, SM
    Baillie, DA
    Neilson, DT
    Williams, R
    Wilkinson, LC
    Smith, GR
    Desmulliez, MPY
    Buller, GS
    Taghizadeh, MR
    Waddie, A
    Underwood, I
    Stanley, CR
    Pottier, F
    Vogele, B
    Sibbett, W
    APPLIED OPTICS, 1998, 37 (14): : 2822 - 2830
  • [39] A high-speed and multi-chip WTA/MAX circuit design based on averaged-value comparison approach
    Lin, KH
    Lin, CS
    Liu, BD
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (10) : 1724 - 1729
  • [40] HIGH-BANDWIDTH IC INTERCONNECTS WITH SILICON INTERPOSERS AND BRIDGES FOR 3D MULTI-CHIP INTEGRATION AND PACKAGING
    Wu, Boping
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,