Smart pixel-based free-space interconnects: solving the high-speed multi-chip packaging bottleneck

被引:0
|
作者
Haney, MW [1 ]
Christensen, MP [1 ]
Milojkovic, P [1 ]
McFadden, MJ [1 ]
机构
[1] George Mason Univ, Fairfax, VA 22030 USA
关键词
D O I
10.1117/12.448005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As IC densities grow to 100's of millions of devices per chip and beyond, the inter-chip link bandwidth becomes a critical performance-limiting bottleneck in many applications. Electronic packaging technology has not kept pace with the growth of IC I/O requirements. Recent advances in smart pixel technology, however, offer the potential to use 3-D optical interconnects to overcome the inter-chip I/O bottleneck by linking dense arrays of Vertical Cavity Surface Emitting Lasers (VCSELs) and photodetectors, which are directly integrated onto electronic IC circuits. Many switching and parallel computing applications demand multi-chip interconnection fabrics that achieve high-density global I/O across an array of chips. Such global interconnections require a high degree of space-variance in the interconnection fabric, in addition to high inter-chip throughput capacity. This paper reviews the architectural and optical design issues associated with global interconnections among arrays of chips. The emphasis is on progress made in the design and implementation of the second generation Free-space Accelerator for Switching Terabit Networks (FAST-Net) prototype. The FAST-Net prototype uses a macro-optical lens array and mirror to effect a global (fully connected) fabric across a 4x4 array of smart pixel chips. Clusters of VCSELs and photodetectors are imaged onto corresponding clusters on other chips, creating a high-density bi-directional data path between every pair of smart pixel chips on a multi-chip module. The combination of programmable intra-chip, electronic routing and the fixed global inter-chip optical interconnection pattern of the FAST-Net architecture has been shown to provide a low latency, minimum complexity fabric, that can effect an arbitrary interconnection pattern across the chip array. Recent experimental results show that the narrow beam characteristics of VCSELs can be exploited in an efficient optical design for the FAST-Net optical interconnection module. A new design combines micro-, mini-, and macro-optical elements to achieve the required high registration and resolution accuracy while minimizing the packaging and alignment complexity.
引用
收藏
页码:93 / 100
页数:8
相关论文
共 50 条
  • [21] Silicon- organic hybrid (SOH) integration and photonic multi-chip systems: Technologies for high-speed optical interconnects
    Koos, C.
    Freude, W.
    Leuthold, J.
    Dalton, L. R.
    Wolf, S.
    Zwickel, H.
    Hoose, T.
    Billah, M. R.
    Lauermann, M.
    Weimann, C.
    Hartmann, W.
    Melikyan, A.
    Lindenmann, N.
    Koeber, S.
    Palmer, R.
    Korn, D.
    Alloatti, L.
    Giesecke, A. -L.
    Wahlbrink, T.
    2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 86 - 87
  • [22] Performance of High-Speed Reconfigurable Free-Space Card-to-Card Optical Interconnects Under Air Turbulence
    Wang, Ke
    Nirmalathas, Ampalavanapillai
    Lim, Christina
    Skafidas, Efstratios
    Alameh, Kamal
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2013, 31 (11) : 1687 - 1693
  • [23] High-Speed FPGA-to-FPGA Interface for a Multi-Chip CNN Accelerator
    Park, Gitae
    Taing, Thaising
    Kim, Hyungwon
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 333 - 334
  • [24] A simple smart pixel based on a double VCSEL for free space optical interconnects
    Verbrugge, V
    Plouzennec, L
    Le Corre, A
    OPTICS COMMUNICATIONS, 2002, 214 (1-6) : 77 - 81
  • [25] Nonlinear optical tracking for high-speed free-space communications
    Dudelzak, Alexander E.
    Koujelev, Alexander S.
    BROADBAND ACCESS COMMUNICATION TECHNOLOGIES, 2006, 6390
  • [26] A decoder architecture for high-speed free-space laser communications
    Cheng, M
    Nakashima, M
    Hamkins, J
    Moision, B
    Barsoum, M
    Free-Space Laser Communication Technologies XVII, 2005, 5712 : 174 - 185
  • [27] High-speed interchip data transmission technology for superconducting multi-chip modules
    Gupta, D
    Li, WQ
    Kaplan, SB
    Vernik, IV
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 731 - 734
  • [28] Space-Time Coded High-Speed Reconfigurable Free-Space Card-to-Card Optical Interconnects with Extended Range
    Wang, Ke
    Nirmalathas, Ampalavanapillai
    Lim, Christina
    Alameh, Kamal
    Skafidas, Efstratios
    2016 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2016,
  • [29] HIGH-SPEED FREE-SPACE INTERCONNECT BASED ON OPTICAL RING TOPOLOGY - EXPERIMENTAL DEMONSTRATION
    WANG, JM
    KANTERAKIS, E
    KATZ, A
    ZHANG, Y
    LI, Y
    MURRAY, N
    APPLIED OPTICS, 1994, 33 (26): : 6181 - 6187
  • [30] Design of a 160 Gbps free-space optical interconnection fabric for fully connected multi-chip applications
    Christensen, MP
    Milojkovic, P
    Kuznia, C
    Haney, MW
    2002 IEEE/LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2002, : 61 - 62