Modeling and experimental verification of substrate coupling and isolation techniques in mixed-signal ICs on a lightly-doped substrate

被引:0
作者
Van der Plas, G [1 ]
Soens, C [1 ]
Badaroglu, M [1 ]
Wambacq, P [1 ]
Donnay, S [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
来源
2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Substrate noise coupling caused by digital switching activity on a mixed-signal IC can severely disturb RF circuits on such IC. We have developed an accurate approach to predict and model, prior to processing, the substrate noise generation, propagation and resulting analog and RF performance degradation. Measurements on a mixed-signal IC that contains a digital datapath (40 K-gates) and an LC-VCO in a 0.18 mu m CMOS process on a lightly-doped substrate, demonstrate that it is possible to understand the mechanisms of substrate noise impact and to accurately predict noise suppression by isolation techniques (a p+/n-well guard ring structure for the test case).
引用
收藏
页码:280 / 283
页数:4
相关论文
共 12 条
  • [1] Digital ground bounce reduction by supply current shaping and clock frequency modulation
    Badaroglu, M
    Wambacq, P
    Van der Plas, G
    Donnay, S
    Gielen, GGE
    De Man, HJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (01) : 65 - 76
  • [2] On-chip RF isolation techniques
    Blalack, T
    Leclercq, Y
    Yue, CP
    [J]. PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, : 205 - 211
  • [3] Donnay S., 2003, SUBSTRATE NOISE COUP
  • [4] Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology
    Franca-Neto, LM
    Pardy, P
    Ly, MP
    Rangel, R
    Suthar, S
    Syed, T
    Bloechel, B
    Lee, S
    Burnett, C
    Cho, D
    Kau, D
    Fazio, A
    Soumyanath, K
    [J]. 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 167
  • [5] Integration and electrical isolation in CMOS mixed-signal wireless chips
    Frye, RC
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (04) : 444 - 455
  • [6] Digital noise coupling mechanisms in a 2.4GHz LNA for heavily and lightly doped CMOS substrates
    Hazenboom, S
    Fiez, T
    Mayaram, K
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 367 - 370
  • [7] Matsuzawa A, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P97, DOI 10.1109/ISQED.2001.915212
  • [8] Peng MS, 2003, 2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P197
  • [9] SOENS C, 2004, C EUR SOL STAT CIRC, P119
  • [10] High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects
    Van der Plas, G
    Badaroglu, M
    Vandersteen, G
    Dobrovolny, P
    Wambacq, P
    Donnay, S
    Gielen, G
    De Man, H
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 854 - 859