Flexible parallel pipeline Network-on-Chip based on dynamic packet identity management

被引:0
作者
Samman, Faizal A. [1 ]
Hollstein, Thomas [1 ]
Glesner, Manfred [1 ]
机构
[1] Tech Univ Darmstadt, Inst Microelect Syst, D-64283 Darmstadt, Hessen, Germany
来源
2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8 | 2008年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents a network-on-chip (NoC) with flexible infrastructure based on dynamic wormhole packet identitity mapping management. The NoCs are developed based on VHDL-modular approach to support the design flexibility. The on-chip router switches packets using wormhole packet switching method with synchronous parallel pipeline technique. Contention-free routing algorithms and dynamic packet identity management are proposed to support wire through-share methodology and identity-slot division multiple access technique. The on-chip routers are also equipped with packet flow control and automatic injection rate control mechanism to avoid packet-loss, when the NoC is congested. Some static and adaptive routing algorithms are implemented in the NoC to observe the performance of the NoC over some selected network traffic patterns and the logic consumption (using CMOS standard-cell library). Area overheads to implement several adaptive routings over static routing algorithm are less than 9%. Our NoC guarantees in-order and lossless messageflits delivery.
引用
收藏
页码:3305 / 3312
页数:8
相关论文
共 29 条
  • [1] Asynchronous on-chip networks
    Amde, M
    Felicijan, T
    Efthymiou, A
    Edwards, D
    Lavagno, L
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 273 - 283
  • [2] [Anonymous], 2006, ACM T EMBED COMPUT S, DOI DOI 10.1145/1151074.1151076
  • [3] Neighbors-on-path: A new selection strategy for on-chip networks
    Ascia, Giuseppe
    Catania, Vincenzo
    Palesi, Maurizio
    Patti, Davide
    [J]. PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 79 - +
  • [4] Chain: A delay-insensitive chip area interconnect
    Bainbridge, J
    Furber, S
    [J]. IEEE MICRO, 2002, 22 (05) : 16 - 23
  • [5] Topology adaptive network-on-chip design and implementation
    Bartic, TA
    Mignolet, JY
    Nollet, V
    Marescaux, T
    Verkest, D
    Vernalde, S
    Lauwereins, R
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (04): : 467 - 472
  • [6] An asynchronous NOC architecture providing low latency service and its multi-level design framework
    Beigné, E
    Clermidy, F
    Vivet, P
    Clouard, A
    Renaudin, M
    [J]. 11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 54 - 63
  • [7] Network-on-chip architectures and design methods
    Benini, L
    Bertozzi, D
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 261 - 272
  • [8] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +
  • [9] Implementation of guaranteed services in the MANGO clockless network-on-chip
    Bjerregaard, T.
    Sparso, J.
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 217 - 229
  • [10] The odd-even turn model for adaptive routing
    Chiu, GM
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (07) : 729 - 738