A novel sensing scheme for high-speed & high-density ferroelectric RAM

被引：0
|
作者：
Choi, MK [1 ]
Jeon, BG [1 ]
Song, YJ [1 ]
Kim, K [1 ]
机构：
[1] Samsung Elect Co, Technol Dev, Semicond R&D Ctr, Yongin 449711, South Korea
来源：
JOURNAL OF THE KOREAN PHYSICAL SOCIETY | 2002年 / 40卷 / 04期
关键词：
FRAM;
D O I：
暂无
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
The plate pulse-up sensing scheme is compared with the plate-pulse down sensing scheme for FRAM applications. It was observed that the plate pulse up sensing scheme was superior to the down sensing scheme with respect to speed and sensing margin. The plate pulse-up sensing scheme showed a very fast access time of 80 ns and a wide sensing margin of 320 fC/Cell at 3.3 V at an operating temperature of 85 degreesC. The function of the FRAM device was greatly enhanced by using the plate pulse-up sensing scheme.
引用
收藏
页码：697 / 700
页数：4
相关论文
共 50 条
  • [1] 32nm High-density High-speed T-RAM Embedded Memory Technology
    Gupta, Rajesh
    Nemati, Farid
    Robins, Scott
    Yang, Kevin
    Gopalakrishnan, Vasudevan
    Sundarraj, Joseph John
    Chopra, Rajesh
    Roy, Rich
    Cho, Hyun-Jin
    Maszara, W. P.
    Mohapatra, Nihar Ranjan
    Wuu, John
    Weiss, Don
    Nakib, Sam
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [2] FeRAM using Anti-ferroelectric Capacitors for High-speed and High-density Embedded Memory
    Chang, S-C
    Haratipour, N.
    Shivaraman, S.
    Neumann, C.
    Atanasov, S.
    Peck, J.
    Kabir, N.
    Tung, I-C
    Liu, H.
    Krist, B.
    Oni, A.
    Sung, S.
    Doyle, B.
    Allen, G.
    Engel, C.
    Roy, A.
    Hoff, T.
    Li, H.
    Hamzaoglu, F.
    Bristol, R.
    Radosavljevic, M.
    Turkot, B.
    Metz, M.
    Young, I
    Kavalieros, J.
    Avci, U.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [3] A Novel Transmission Line Structure for High-Speed High-Density Copper Interconnects
    Khan, Zulfiqar A.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 1079 - 1088
  • [4] BICMOS, A TECHNOLOGY FOR HIGH-SPEED HIGH-DENSITY ICS
    KLOSE, H
    ZEHNER, B
    WIEDER, A
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 304 - 309
  • [5] BICMOS, A TECHNOLOGY FOR HIGH-SPEED HIGH-DENSITY ICS
    ZEHNER, B
    KLOSE, H
    FEIGE, D
    WIEDER, A
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1988, 17 (06): : 278 - 283
  • [6] BICMOS, a technology for high-speed/high-density ICs
    Zehner, Bernd
    Klose, Helmut
    Wieder, Armin
    Feige, Dieter
    Siemens Forschungs- und Entwicklungsberichte/Siemens Research and Development Reports, 1988, 17 (06): : 278 - 283
  • [7] Design of high-density interconnects for high-speed transmission
    Fu, Wanlin
    Kimura, Makoto
    Okada, Kenichi
    Sakai, Jun
    Masu, Kazuya
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 352 - +
  • [8] HIGH-SPEED HIGH-DENSITY CONTROL STORE.
    Creamer, M.K.
    IBM Technical Disclosure Bulletin, 1976, 18 (08): : 2478 - 2486
  • [9] Design of a Novel, High-Density, High-Speed 10 kV SiC MOSFET Module
    DiMarino, Christina
    Johnson, Mark
    Mouawad, Bassem
    Li, Jianfeng
    Boroyevich, Dushan
    Burgos, Rolando
    Lu, Guo-Quan
    Wang, Meiyu
    2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 4003 - 4010
  • [10] HIGH-SPEED SENSING SCHEME FOR CMOS DRAMS
    DHONG, SH
    LU, NCC
    HWANG, W
    PARKE, SA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 34 - 40
12345