Fabrication of fin field-effect transistor silicon nanocrystal floating gate memory using photochemical vapor deposition

被引:28
作者
Kim, Sang Soo
Cho, Won-Ju
Ahn, Chang-Geun
Im, Kiju
Yang, Jong-Heon
Baek, In-Bok
Lee, Seongjae
Lim, Koeng Su
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Kwangwoon Univ, Dept Elect Mat Engn, Seoul 139701, South Korea
[3] ETRI, IT Convergence & Components Lab, Nano Bioelect Devices Team, Taejon 305700, South Korea
关键词
D O I
10.1063/1.2208268
中图分类号
O59 [应用物理学];
学科分类号
摘要
The fin field-effect transistor (FET) silicon nanocrystal floating gate memory using the photochemical vapor deposition and the plasma doping processes was proposed. The silicon nanocrystals with a uniform size were formed on a vertical sidewall surface of the fin channel by the photochemical vapor deposition. The plasma doping was applied to form the junctions at the sidewall of the fin source-drain extension regions with a high aspect ratio. The FinFET silicon nanocrystal floating gate memory with a gate length of 100 nm was successfully fabricated and it revealed a memory effect as well as a suppressed short-channel effect.
引用
收藏
页数:3
相关论文
共 12 条
[1]   Introduction to Flash memory [J].
Bez, R ;
Camerlenghi, E ;
Modelli, A ;
Visconti, A .
PROCEEDINGS OF THE IEEE, 2003, 91 (04) :489-502
[2]   Fabrication of 50-nm gate SOI n-MOSFETs using novel plasma-doping technique [J].
Cho, WJ ;
Ahn, CG ;
Im, KJ ;
Yang, JH ;
Oh, JH ;
Baek, IB ;
Lee, S .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :366-368
[3]  
CHOI YK, 2001, INT EL DEV M
[4]  
KEDZIERSKI J, 2001, INT EL DEV M
[5]   Growth of silicon nanocrystals by low-temperature photo chemical vapor deposition [J].
Kim, SS ;
Bang, KI ;
Kwak, J ;
Lim, KS .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (1-3) :L46-L49
[6]  
Muralidhar R, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P601
[7]  
Oh CW, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P893
[8]   Silicon nanocrystal based memory devices for NVM and DRAM applications [J].
Rao, RA ;
Steimle, RF ;
Sadd, M ;
Swift, CT ;
Hradsky, B ;
Straub, S ;
Merchant, T ;
Stoker, M ;
Anderson, SGH ;
Rossow, M ;
Yater, J ;
Acred, B ;
Harber, K ;
Prinz, EJ ;
White, BE ;
Muralidhar, R .
SOLID-STATE ELECTRONICS, 2004, 48 (09) :1463-1473
[9]   Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devices [J].
Sung, SK ;
Park, IH ;
Lee, CJ ;
Lee, YK ;
Lee, JD ;
Park, BG ;
Chae, SD ;
Kim, CW .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (04) :258-264
[10]  
Xuan PQ, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P609