共 50 条
[41]
Design of online testable fast divider
[J].
2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013),
2013,
[44]
Indicating asynchronous array multipliers
[J].
International Journal of Circuits, Systems and Signal Processing,
2019, 13
:464-471
[46]
Easily testable implementation for bit parallel multipliers in GF (2m)
[J].
HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS,
2006,
:48-+
[48]
Interconnection effects in fast multipliers
[J].
Conf Rec Asilomar Conf Signals Syst Comput,
(1224-1227)
[49]
FAST CONVOLUTION IN DIGITAL MULTIPLIERS
[J].
IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA,
1991, 34 (05)
:85-87
[50]
SCAN-TESTABLE 6000 GATE ARRAY.
[J].
IEEE transactions on industrial electronics and control instrumentation,
1984, IE-33 (04)
:377-387