共 50 条
[31]
A LOW COMPLEXITY APPROACH FOR FAULT-DETECTION IN C-TESTABLE ORTHOGONAL VLSI ARRAYS
[J].
MICROPROCESSING AND MICROPROGRAMMING,
1988, 22 (04)
:277-299
[32]
Robustly testable array multipliers under Realistic Sequential Cell Fault Model
[J].
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1998,
:152-157
[33]
C-testable one-dimensional ILAs with respect to path delay faults: Theory and applications
[J].
1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS,
1998,
:155-163
[34]
A Testable Realization for Decimal Multipliers
[J].
2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL),
2011,
:248-253
[35]
DESIGN AND TEST-GENERATION OF C-TESTABLE HIGH-SPEED CARRY-FREE DIVIDERS
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
1995, 142 (03)
:193-200
[40]
Design of a fast, easily testable ALU
[J].
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1996,
:9-16