Analysis of Signal Integrity(SI) Robustness in Through-Silicon Interposer (TSI) Interconnects

被引:0
|
作者
Weerasekera, Roshan [1 ]
Cubillo, Joseph Romen [1 ]
Katti, Guruprasad [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the electrical characteristics of the tine pitch interconnects in silicon carrier systems. The characteristics of such interconnects are explored and a typical FPGA-memory system is compared viz-a-viz with a traditional PCB system from low data rates to higher data rates. Our case-study shows that even though highly resistive wires are used in silicon carrier the interconnects are SI robust due to the shorter die to die interconnect length and the absence of package parasitics.
引用
收藏
页码:397 / 400
页数:4
相关论文
共 50 条
  • [41] A Silicon Interposer With an Integrated SrTiO3 Thin Film Decoupling Capacitor and Through-Silicon Vias
    Shibuya, Akinobu
    Ouchi, Akira
    Takemura, Koichi
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 582 - 587
  • [42] Non-destructive fault isolation in through-silicon interposer based system in package
    Gourikutty, Sajay Bhuvanendran Nair
    Chua, Kok Keng
    Alton, Jesse
    Chinq, Jong Ming
    Umralkar, Ratan Bhimrao
    Chidambaram, Vivek
    Bhattacharya, Surya
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 281 - 285
  • [43] Double-Side Process and Reliability of Through-Silicon Vias for Passive Interposer Applications
    Chen, Qiao
    Liu, Xi
    Sundaram, Venkatesh
    Sitaraman, Suresh K.
    Tummala, Rao R.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (04) : 1041 - 1048
  • [44] Assembly and Reliability of Micro-bumped chips with Through-silicon Vias (TSV) Interposer
    Ong, Yue Ying
    Chai, Tai Chong
    Yu, Daquan
    Thew, Meei Leng
    Myo, Eipa
    Wai, Leong Ching
    Jong, Ming Ching
    Rao, Vempati Srinivasa
    Su, Nandar
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 452 - 458
  • [45] Influence of Copper Pumping on Integrity and Stress of Through-Silicon Vias
    Su, Fei
    Pan, Xiaoxu
    Huang, Pengfei
    Guan, Yong
    Chen, Jing
    Ma, Shenglin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (08): : 1221 - 1225
  • [46] Mitigation of Warpage for Large 2.5D through Silicon Interposer (TSI) Package Assembly
    Ding, Mian Zhi
    Chen, Zhaohui
    Lim, Sharon Pei Siang
    Rao, Vempati Srinivasa
    Lin, Jong-Kai
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [47] Signal Integrity Analysis on High-Density Silicon Interposer Package Technology for Next Generation Applications
    Singh, Surender
    Gupta, Ashish
    2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
  • [48] Novel De-Embedding Methodology and Broadband Microprobe Measurement for Through-Silicon Via Pair in Silicon Interposer
    Wang, Qian
    Cho, Jonghyun
    Erickson, Nicholas
    Hwang, Chulsoon
    De Paulis, Francesco
    Piersanti, Stefano
    Orlandi, Antonio
    Achkir, Brice
    Fan, Jun
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (05) : 1565 - 1575
  • [49] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems附视频
    方孺牛
    孙新
    缪旻
    金玉丰
    Journal of Semiconductors, 2016, (10) : 97 - 102
  • [50] Thermomechanical Reliability Challenges For 3D Interconnects With Through-Silicon Vias
    Ryu, Suk-Kyu
    Lu, Kuan-Hsun
    Zhang, Xuefeng
    Im, Jay
    Ho, Paul S.
    Huang, Rui
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 189 - +