共 50 条
- [41] A Silicon Interposer With an Integrated SrTiO3 Thin Film Decoupling Capacitor and Through-Silicon Vias IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 582 - 587
- [42] Non-destructive fault isolation in through-silicon interposer based system in package 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 281 - 285
- [44] Assembly and Reliability of Micro-bumped chips with Through-silicon Vias (TSV) Interposer 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 452 - 458
- [45] Influence of Copper Pumping on Integrity and Stress of Through-Silicon Vias IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (08): : 1221 - 1225
- [46] Mitigation of Warpage for Large 2.5D through Silicon Interposer (TSI) Package Assembly 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
- [47] Signal Integrity Analysis on High-Density Silicon Interposer Package Technology for Next Generation Applications 2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
- [50] Thermomechanical Reliability Challenges For 3D Interconnects With Through-Silicon Vias STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 189 - +