共 50 条
- [31] A Calibrated Pathfinding Model for Signal Integrity Analysis on Interposer 2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
- [33] Signal Integrity Design and Analysis of a Spiral Through-Silicon Via (TSV) Array Channel for High Bandwidth Memory (HBM) 2021 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2021,
- [36] Wafer Warpage Evaluation of Through Si Interposer (TSI) with Different Temporary Bonding Materials 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 268 - 272
- [37] The Cost Study of 300mm Through Silicon Interposer (TSI) with BEOL Interconnect PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 664 - 668
- [38] Signal Integrity Analysis of Through-Silicon Via (TSV) With a Silicon Dioxide Well to Reduce Leakage Current for High-Bandwidth Memory Interface IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (05): : 700 - 714
- [40] Thermomechanical Reliability of Through-Silicon Vias in 3D Interconnects 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,