Analysis of Signal Integrity(SI) Robustness in Through-Silicon Interposer (TSI) Interconnects

被引:0
|
作者
Weerasekera, Roshan [1 ]
Cubillo, Joseph Romen [1 ]
Katti, Guruprasad [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the electrical characteristics of the tine pitch interconnects in silicon carrier systems. The characteristics of such interconnects are explored and a typical FPGA-memory system is compared viz-a-viz with a traditional PCB system from low data rates to higher data rates. Our case-study shows that even though highly resistive wires are used in silicon carrier the interconnects are SI robust due to the shorter die to die interconnect length and the absence of package parasitics.
引用
收藏
页码:397 / 400
页数:4
相关论文
共 50 条
  • [21] Through-silicon via technologies for interconnects in RF MEMS
    Jian Zhu
    Yuanwei Yu
    Fang Hou
    Chen Chen
    Microsystem Technologies, 2010, 16 : 1045 - 1049
  • [22] Silicon Interposer Platform With Low-Loss Through-Silicon Vias Using Air
    Oh, Hanju
    May, Gary S.
    Bakir, Muhannad S.
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [23] Power Integrity Analysis for Active Silicon Interposer
    Chen Zihao
    Guan, Lim Teck
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 904 - 909
  • [24] Analysis of Transmission Characteristics of Copper/Carbon Nanotube Composite Through-Silicon Via Interconnects
    Fu, Kai
    Zheng, Jie
    Zhao, Wen Sheng
    Hu, Yue
    Wang, Gaofeng
    CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 920 - 924
  • [25] Analysis of Transmission Characteristics of Copper/Carbon Nanotube Composite Through-Silicon Via Interconnects
    FU Kai
    ZHENG Jie
    ZHAO Wensheng
    HU Yue
    WANG Gaofeng
    Chinese Journal of Electronics, 2019, 28 (05) : 920 - 924
  • [26] Sensitivity Analysis of Through-Silicon Via (TSV) Interconnects for 3-D ICs
    Zhao, Wen-Sheng
    Hu, Jun
    Yin, Wen-Yan
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [27] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems
    方孺牛
    孙新
    缪旻
    金玉丰
    Journal of Semiconductors, 2016, 37 (10) : 97 - 102
  • [28] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems
    Fang Runiu
    Sun Xin
    Miao Min
    Jin Yufeng
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (10)
  • [29] Microbank: Architecting Through-Silicon Interposer-Based Main Memory Systems
    Son, Young Hoon
    Seongil, O.
    Yang, Hyunggyun
    Jung, Daejin
    Ahn, Jung Ho
    Kim, John
    Kim, Jangwoo
    Lee, Jae W.
    SC14: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2014, : 1059 - 1070
  • [30] Fabrication and Characterization of Annular Copper Through-Silicon via for Passive Interposer Applications
    Guan, Yong
    Ma, Shenglin
    Zeng, Qinghua
    Chen, Jing
    Jin, Yufeng
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) : 270 - 276