Hardware and Software Co-design for Soft Switch in ViT Variants Processing Unit

被引:0
作者
Hu, Wei [1 ,2 ]
Fan, Jie [1 ,2 ]
Liu, Fang [3 ,4 ]
Hu, Kejie [1 ,2 ]
机构
[1] Wuhan Univ Sci & Technol, Coll Comp Sci, Wuhan, Hubei, Peoples R China
[2] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan, Hubei, Peoples R China
[3] Wuhan Univ, Sch Comp Sci, Wuhan, Hubei, Peoples R China
[4] Wuhan Inst City, Dept Informat Engn, Wuhan, Hubei, Peoples R China
来源
KNOWLEDGE SCIENCE, ENGINEERING AND MANAGEMENT, KSEM 2022, PT III | 2022年 / 13370卷
关键词
FPGA; CNN; Transformer; Deep learning; Hardware;
D O I
10.1007/978-3-031-10989-8_55
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
As the application of pure Transformer in CV field, ViT shows the generality of Transformer model. However, it requires costly training on large datasets. Recently, some researchers trying to improve the training efficiency of ViT by combining ViT and CNN together which will use the inductive bias of CNN. In these models, the MHSA layer carries other modules on its side, but existing architectures cannot take advantage of this feature to customize designs to improve computational efficiency and resource utilization. The use of FPGA to customize specialized computing units can meet this need, but the existing hardware computing units can't adapt to the combination of different types of layers, and switching between different models will result in expensive re-production costs. In this paper, we use hardware and software co-operation to design the FPGA computing unit and divide the layers according to their functions. Convolution and Transformer are classified into one category. Under the coordination deployment of software, it mix the outputs of the same type of layers through soft switches, so as to adapt to those flexible models. Compared with the performance of the original model on CPU, it achieves the acceleration performance of 26x under the condition that the accuracy is only decreased by 0.9%. And the structure of common data block reduces the size of hardware resource unit by 91.7%.
引用
收藏
页码:693 / 705
页数:13
相关论文
共 50 条
[31]   Real-Time Data Processing for Embedded Communicating Systems: a Hardware/Software Co-Design Approach [J].
Saussereau, Jonathan ;
Jego, Christophe ;
Leroux, Camille ;
Begueret, Jean-Baptiste .
2024 31ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, ICECS, 2024,
[32]   Hardware-Software Co-design for BLDC Motor Speed Controller Design [J].
Alecsa, Bogdan ;
Onea, Alexandru .
ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 :1256-+
[33]   Hardware-accelerated Implementation of EMD Hardware and Software Co-design Evalution for HHT [J].
Wang, Lei ;
Vai, Mang I. ;
Mak, Peng Un ;
Ieong, Chio In .
2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, :912-915
[34]   Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs [J].
Han, Yan ;
Virupakshappa, Kushal ;
Pinto, Esdras Vitor Silva ;
Oruklu, Erdal .
ELECTRONICS, 2015, 4 (04) :1062-1089
[35]   Enclavisor: A Hardware-Software Co-Design for Enclaves on Untrusted Cloud [J].
Gu, Jinyu ;
Wu, Xinyue ;
Zhu, Bojun ;
Xia, Yubin ;
Zang, Binyu ;
Guan, Haibing ;
Chen, Haibo .
IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) :1598-1611
[36]   Area and Power Analysis of AES using Hardware and Software Co-Design [J].
Deotare, Vilas V. ;
Padole, Dinesh V. ;
Wakode, Ashok S. .
2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN), 2014, :194-198
[37]   A Scalable Hardware/Software Co-design Approach for Efficient Polynomial Multiplication [J].
Meszlenyi, Lorant ;
Kavun, Elif Bilge ;
Keskinkurt-Paksoy, Irem ;
Khalid, Ayesha ;
Yalcin, Tolga .
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
[38]   SOFTWARE/HARDWARE CO-DESIGN OF MODULAR EXPONENTIATION FOR EFFICIENT RSA CRYPTOSYSTEM [J].
Issad, M. ;
Boudraa, B. ;
Anane, M. ;
Anane, N. .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
[39]   Hardware/Software Co-Design of a High-Speed Othello Solver [J].
Gangwar, Pranav ;
Maurya, Satvik ;
Garg, Shubham ;
Goyal, Sakshi ;
Kumar, Aditya S. ;
Dalmia, Preyesh ;
Pandey, Neeta .
2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, :1223-1226
[40]   Teaching Hardware/Software Co-design of Embedded Systems - a Case Study [J].
Bencheva, Nina ;
Kostadinov, Nikolay .
2017 27TH EAEEIE ANNUAL CONFERENCE (EAEEIE), 2017,