Hardware and Software Co-design for Soft Switch in ViT Variants Processing Unit

被引:0
|
作者
Hu, Wei [1 ,2 ]
Fan, Jie [1 ,2 ]
Liu, Fang [3 ,4 ]
Hu, Kejie [1 ,2 ]
机构
[1] Wuhan Univ Sci & Technol, Coll Comp Sci, Wuhan, Hubei, Peoples R China
[2] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan, Hubei, Peoples R China
[3] Wuhan Univ, Sch Comp Sci, Wuhan, Hubei, Peoples R China
[4] Wuhan Inst City, Dept Informat Engn, Wuhan, Hubei, Peoples R China
来源
KNOWLEDGE SCIENCE, ENGINEERING AND MANAGEMENT, KSEM 2022, PT III | 2022年 / 13370卷
关键词
FPGA; CNN; Transformer; Deep learning; Hardware;
D O I
10.1007/978-3-031-10989-8_55
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
As the application of pure Transformer in CV field, ViT shows the generality of Transformer model. However, it requires costly training on large datasets. Recently, some researchers trying to improve the training efficiency of ViT by combining ViT and CNN together which will use the inductive bias of CNN. In these models, the MHSA layer carries other modules on its side, but existing architectures cannot take advantage of this feature to customize designs to improve computational efficiency and resource utilization. The use of FPGA to customize specialized computing units can meet this need, but the existing hardware computing units can't adapt to the combination of different types of layers, and switching between different models will result in expensive re-production costs. In this paper, we use hardware and software co-operation to design the FPGA computing unit and divide the layers according to their functions. Convolution and Transformer are classified into one category. Under the coordination deployment of software, it mix the outputs of the same type of layers through soft switches, so as to adapt to those flexible models. Compared with the performance of the original model on CPU, it achieves the acceleration performance of 26x under the condition that the accuracy is only decreased by 0.9%. And the structure of common data block reduces the size of hardware resource unit by 91.7%.
引用
收藏
页码:693 / 705
页数:13
相关论文
共 50 条
  • [1] Hardware/Software Co-design for the Signal Processing of Dielectric Materials Characterization
    Kamaleldin, Ahmed
    Wagner, Jonas
    Rolfes, Ilona
    Barowski, Jan
    Goehringer, Diana
    2020 THIRD INTERNATIONAL WORKSHOP ON MOBILE TERAHERTZ SYSTEMS (IWMTS), 2020,
  • [2] Hardware and Software Co-Design for Robot Arm
    Meshram, Urmila
    Harkare, R. R.
    Meshram, Devendra
    CONTEMPORARY COMPUTING, PT 2, 2010, 95 : 241 - +
  • [3] Object Detection Post Processing Accelerator Based on Co-Design of Hardware and Software
    Yang, Dengtian
    Chen, Lan
    Hao, Xiaoran
    Zhang, Yiheng
    INFORMATION, 2025, 16 (01)
  • [4] A Hardware/Software Co-Design Vision for Deep Learning at the Edge
    Ponzina, Flavio
    Machetti, Simone
    Rios, Marco
    Denkinger, Benoit Walter
    Levisse, Alexandre
    Ansaloni, Giovanni
    Peon-Quiros, Miguel
    Atienza, David
    IEEE MICRO, 2022, 42 (06) : 48 - 54
  • [5] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [6] The design of a rapid prototyping platform for hardware/software co-design
    Wu, BF
    Peng, CL
    Sun, XG
    CAD/GRAPHICS '2001: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, VOLS 1 AND 2, 2001, : 931 - 934
  • [7] A hardware/software co-design approach for face recognition
    Li, XG
    Areibi, S
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 55 - 58
  • [8] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [9] A compact and scalable hardware/software co-design of sike
    Massolino P.M.C.
    Longa P.
    Renes J.
    Batina L.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (02): : 245 - 271
  • [10] The Heterogeneous Deployment Tool for Hardware and Software Co-design
    Zhao, Bingjie
    Li, Ziyang
    Zhang, Tao
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS), 2020, : 50 - 54