Recovery of negative bias temperature instability induced degradation of p-MOSFETs with SiON gate dielectric

被引:3
|
作者
Kim, Y. D. [1 ]
Han, S. U. [1 ]
Kang, H. S. [1 ]
Kang, B. K. [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, Kyungpook, South Korea
关键词
MOSFET; reliability; silicon oxynitride; gate dielectric; negative bias temperature instability (NBTI);
D O I
10.1016/j.mee.2008.06.022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the recovery property of p-MOSFETs with an ultra-thin SiON gate dielectric which are degraded by negative bias temperature instability (NBTI). The experimental results indicate that the recovery of the NBTI degradation occurs through an electrical neutralization of the NBTI-induced positive charges at the SiON/Si interface and in the gate dielectric. The neutralization of interface charges was a fast process occurring just after the device returned to the recovery state. The neutralization of positive charges in the gate dielectric was a slow process associated with the electron injection into the gate dielectric. Below the gate voltage for strong accumulation, the amount of recovery increased with an increase of the gate voltage. A further increase of gate voltage did not affect the amount of recovery. These experimental results indicate that the major cause of the recovery is a neutralization of the NBTI-induced positive charges by electrons instead of a hydrogen passivation of the NBTI-induced defect sites. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:1932 / 1936
页数:5
相关论文
共 50 条
  • [1] Material Dependence of Negative Bias Temperature Instability (NBTI) Stress and Recovery in SiON p-MOSFETs
    Mahapatra, S.
    Maheta, V. D.
    Deora, S.
    Kumar, E. N.
    Purawat, S.
    Olsen, C.
    Ahmed, K.
    Islam, A. E.
    Alam, M. A.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 243 - +
  • [2] Mechanism of dynamic negative bias temperature instability of p-MOSFETs with 13 Å oxynitride gate dielectric
    Pan, TM
    Liu, CH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (12) : G348 - G351
  • [3] Impact of Charge Trapping Effect on Negative Bias Temperature Instability in P-MOSFETs with HfO2/SiON Gate Stack
    Chen, Shih-Chang
    Chien, Chao-Hsin
    Lou, Jen-Chung
    PROCEEDINGS OF THE 17TH INTERNATIONAL VACUUM CONGRESS/13TH INTERNATIONAL CONFERENCE ON SURFACE SCIENCE/INTERNATIONAL CONFERENCE ON NANOSCIENCE AND TECHNOLOGY, 2008, 100
  • [4] Method to predict length dependency of negative bias temperature instability degradation in p-MOSFETs
    Seo, Ji-Hoon
    Kim, Gang-Jun
    Son, Donghee
    Lee, Nam-Hyun
    Kang, Yongha
    Kang, Bongkoo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (08)
  • [5] Issues and Controversies in NBTI Degradation and Recovery Mechanisms for p-MOSFETs with SiON Gate Dielectrics
    Li, Ming-Fu
    Huang, Daming
    Liu, W. J.
    Liu, Z. Y.
    Luo, Yong
    Liao, C. C.
    Zhang, L. F.
    Gan, Z. H.
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 604 - +
  • [6] Physical mechanism and gate insulator material dependence of generation and recovery of negative-bias temperature instability in p-MOSFETs
    Varghese, Dhanoop
    Gupta, Gaurav
    Lakkimsetti, Leela Madhav
    Saha, Dipankar
    Ahmed, Khaled
    Nouri, Faran
    Mahapatra, Souvik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1672 - 1680
  • [7] Model for negative bias temperature instability in p-MOSFETs with ultrathin oxynitride layers
    Houssa, M
    Parthasarathy, C
    Espreux, N
    Revil, N
    Autran, JL
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2003, 322 (1-3) : 100 - 104
  • [8] Modeling of Degradation caused by Channel Hot Carrier and Negative Bias Temperature Instability Effects in p-MOSFETs
    Ma, C.
    Mattausch, H. J.
    Miyake, M.
    Iizuka, T.
    Matsuzawa, K.
    Yamaguchi, S.
    Hoshida, T.
    Kinoshita, A.
    Arakawa, T.
    He, J.
    Miura-Mattausch, M.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 592 - 594
  • [9] A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs
    Mahapatra, S
    Kumar, PB
    Alam, MA
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 337 - +
  • [10] Negative bias temperature instability in strain-engineered p-MOSFETs: a simulation study
    Maiti, Tapas Kumar
    Mahato, Satya Sopan
    Chakraborty, Pinaki
    Maiti, Chinmay Kumar
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2010, 9 (01) : 1 - 7