A low-power variable resolution analog-to-digital converter

被引：4
作者：
Aust, C [1 ]
Ha, DS [1 ]
机构：
[1] IBM Corp, Microelect Div, Res Triangle Pk, NC 27709 USA
来源：
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/ASIC.2001.954745
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method to reduce the power dissipation of analog-to-digital converters (ADCs) in wireless digital communications systems is to detect the current channel condition and to dynamically vary the resolution of the ADC according to the given channel condition. In this paper, we present an ADC that can change its resolution dynamically and, consequently, its power dissipation. Our ADC is a switched-current, redundant signed-digit (RSD) cyclic implementation that easily incorporates variable resolution. Our ADC is implemented in a 0.35 mum CMOS technology with a single-ended 3.3 V power supply. This ADC implementation has a maximum power dissipation of 6.35 mW for a 12-bit resolution and dissipates an average of 10 percent less power when the resolution is decreased by two bits.
引用
收藏
页码：460 / 463
页数：4
相关论文
共 50 条
  • [21] A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications
    Kim, Jae Joon
    Cho, Chang-Hyuk
    Chae, Kwan-Yeob
    Byun, Sangjin
    [J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (20): : 1730 - 1735
  • [22] A Low-Power Time-Based Phase-Domain Analog-to-Digital Converter
    Assarzadeh, Mina
    Saberi, Mehdi
    Tohidi, Mohammad
    Moradi, Farshad
    [J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 21 - 24
  • [23] A LOW-POWER PIECEWISE-LINEAR ANALOG-TO-DIGITAL CONVERTER FOR USE IN PARTICLE TRACKING
    VALENCIC, V
    ANGHINOLFI, F
    DEVAL, P
    BONINO, R
    LAMARRA, D
    KAMBARA, H
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (04) : 772 - 775
  • [24] Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices
    Dong, Qing
    Yang, Kaiyuan
    Fick, Laura
    Fick, David
    Blaauw, David
    Sylvester, Dennis
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 907 - 918
  • [25] A low-power design methodology for high-resolution pipelined analog-to-digital converters
    Lotfi, R
    Taherzadeh-Sani, M
    Azizi, MY
    Shoaei, O
    [J]. ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 334 - 339
  • [26] A LOW-POWER 12-B ANALOG-TO-DIGITAL CONVERTER WITH ON-CHIP PRECISION TRIMMING
    DEWIT, M
    TAN, KS
    HESTER, RK
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 795 - 801
  • [27] A low-power 6-b integrating-pipeline hybrid analog-to-digital converter
    Diduck, Q
    Margala, M
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 337 - 340
  • [28] A LOW-POWER 12-B ANALOG-TO-DIGITAL CONVERTER WITH ON-CHIP PRECISION TRIMMING
    DEWIT, M
    TAN, KS
    HESTER, RK
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 455 - 461
  • [29] A frequency counter based analog-to-digital converter for a low-power RFID biomedical telemetry system
    McCoy, Michael
    Isert, Christopher
    Jackson, Douglas
    Naber, John
    [J]. PROCEEDINGS OF THE 2ND FRONTIERS IN BIOMEDICAL DEVICES CONFERENCE, 2007, : 157 - 158
  • [30] Nanoelectromechanical analog-to-digital converter for low power and harsh environments
    Worsey, Elliott
    Tang, Qi
    Krishnan, Manu Bala
    Kulsreshath, Mukesh Kumar
    Pamunuwa, Dinesh
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
12345