Using SOI double-gate MOSFET NDR structures to improve ultra-low power full adder performance

被引：0
|
作者：
Hassoune, I. [1 ]
Yang, X. [1 ]
O'Connor, I. [1 ]
Navarro, D. [1 ]
机构：
[1] Univ Lyon, Lyon Inst Nanotechnol, UMR 5270, CNRS,Ecole Cent Lyon, Ecully, France
来源：
2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose a new efficient design of a hybrid full adder cell combining two logic styles and a negative differential resistance (NDR) device realized in a fully depleted (FD) silicon on insulator (SOI) double-gate (DG) MOSFET technology. Simulation results show significant (65%) power savings for asymmetric gate workfunction and independent gate control full adders with respect to standard CMOS circuits, with lower device count and comparable delay figures.
引用
收藏
页码：345 / 348
页数：4
相关论文
共 50 条
  • [31] A Novel Ultra-Low Power and PDP 8T Full Adder Design Using Bias Voltage
    Nafeez, Virani
    Nikitha, M., V
    Sunil, M. P.
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1069 - 1073
  • [32] Characteristics of double-gate SOI CMOS nanotransistors for promising technologies with a low power consumption level
    Massal'skii N.V.
    Massal'skii, N.V. (volkov@niisi.ras.ru), 1600, Maik Nauka Publishing / Springer SBM (42): : 40 - 47
  • [33] HIGH-SPEED AND LOW-POWER N(+)-P(+) DOUBLE-GATE SOI CMOS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    SUGII, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 360 - 367
  • [34] Simulation Study of the Slope-Channel Double-Gate MOSFET for Low-Power Applications
    Zhang, Maolin
    Guo, Yufeng
    Chen, Jing
    Zhang, Jun
    Yao, Jiafei
    2019 CROSS STRAIT QUAD-REGIONAL RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSQRWC), 2019,
  • [35] Ultra-Low Power Hybrid Full Adder Circuit for Digital Signal Processing and Biomedical Applications
    Singh, Anil
    Upadhyay, Rahul Mani
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (3-4): : 295 - 308
  • [36] Scaling Scheme and Performance Perspective of Cross-Current Tetrode (XCT) SOI MOSFET for Future Ultra-Low Power Applications
    Omura, Y.
    Fukuchi, K.
    Ino, D.
    Hayashi, O.
    ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 85 - 90
  • [37] Low Power Gate Diffusion Input Full Adder using Floating Body
    Park, Geuntae
    Kim, Youngmin
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 337 - 338
  • [38] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    Silicon, 2022, 14 (10): : 5091 - 5101
  • [39] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Savio Jay Sengupta
    Bijoy Goswami
    Pritam Das
    Subir Kumar Sarkar
    Silicon, 2022, 14 : 5091 - 5101
  • [40] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    SILICON, 2022, 14 (10) : 5091 - 5101
12345