Inductively Coupled Plasma etching of amorphous silicon nanostructures over nanotopography using C4F8/SF6 chemistry

被引:12
作者
Harvey-Collard, Patrick [1 ]
Jaouad, Abdelatif [2 ]
Drouin, Dominique [2 ]
Pioro-Ladriere, Michel [1 ]
机构
[1] Univ Sherbrooke, Dept Phys, Sherbrooke, PQ J1K 2R1, Canada
[2] Univ Sherbrooke, Dept Genie Elect & Genie Informat, Sherbrooke, PQ J1K 2R1, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Plasma etching; Nanowire; Nanotopography; Silicon; Silicon dioxide; Charging effects; SIO2; RATES;
D O I
10.1016/j.mee.2013.02.099
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Inductively Coupled Plasma (ICP) etching of amorphous silicon (a-Si) nanostructures using a continuous C4F8/SF6 plasma over nanotopography in silicon dioxide (SiO2) is investigated. The coil power of the ICP system is used to tune the a-Si etch rate from 20 to 125 nm/min. The etch rates of a-Si, SiO2 and electroresist are measured depending on the SF6 ratio, platen power and chamber pressure and used to optimize the a-Si:SiO2 etch selectivity. The results on nanostructures show that the presence of an insulating etch-stop layer affects the passivation ratio required to achieve vertical sidewalls. A low pressure is also necessary in order to etch the silicon nanostructure embedded into the oxide nanotrenches to form a highly conformable a-Si nanowire. We argue that both of these behaviors could be explained by surface charging effects. Finally, etching of 20 nm a-Si nanowires that cross 15 nm trenches in oxide with vertical sidewalls and a 4.3:1 a-Si:SiO2 etch selectivity is demonstrated. This etching process can be used in applications where nanotopography is present such as Single Electron Transistors or multigate transistors. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:408 / 413
页数:6
相关论文
共 17 条
[1]   CHARGING OF PATTERN FEATURES DURING PLASMA-ETCHING [J].
ARNOLD, JC ;
SAWIN, HH .
JOURNAL OF APPLIED PHYSICS, 1991, 70 (10) :5314-5317
[2]   Parameter optimization for an ICP deep silicon etching system [J].
Chen, S. C. ;
Lin, Y. C. ;
Wu, J. C. ;
Horng, L. ;
Cheng, C. H. .
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2007, 13 (5-6) :465-474
[3]   PLASMA-ETCHING OF SI AND SIO2 IN SF6-O2 MIXTURES [J].
DAGOSTINO, R ;
FLAMM, DL .
JOURNAL OF APPLIED PHYSICS, 1981, 52 (01) :162-167
[4]   A nanodamascene process for advanced single-electron transistor fabrication [J].
Dubuc, Christian ;
Beauvais, Jacques ;
Drouin, Dominique .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (01) :68-73
[5]   Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors [J].
Ferain, Isabelle ;
Colinge, Cynthia A. ;
Colinge, Jean-Pierre .
NATURE, 2011, 479 (7373) :310-316
[6]  
Flamm D.L., 1981, PLASMA CHEM PLASMA P, V1, P317
[7]  
Franssila S., 2010, INTRO MICROFABRICATI
[8]   SiO2 shallow nanostructures ICP etching using ZEP electroresist [J].
Guilmain, Marc ;
Jaouad, Abdelatif ;
Ecoffey, Serge ;
Drouin, Dominique .
MICROELECTRONIC ENGINEERING, 2011, 88 (08) :2505-2508
[9]   CONTROL OF RELATIVE ETCH RATES OF SIO2 AND SI IN PLASMA ETCHING [J].
HEINECKE, RAH .
SOLID-STATE ELECTRONICS, 1975, 18 (12) :1146-1147
[10]  
Henry M.D., 2010, THESIS CALTECH PASAD, P36