Thermal performance of flip chip packages: Numerical study of thermo-mechanical interactions

被引:14
|
作者
Sham, Man-Lung [1 ]
Kim, Jang-Kyo [1 ]
Park, Joo-Hyuk [2 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Engn Mech, Kowloon, Hong Kong, Peoples R China
[2] Sejong Univ, Sch Mech & Aerosp Engn, Seoul 143747, South Korea
关键词
finite element analysis; couple-field element; flip chip package; thermal-mechanical analysis;
D O I
10.1016/j.commatsci.2007.12.008
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Excessive heat and temperature gradient may introduce failures in the components, such as cracking, delamination and warpage, eventually causing device failure. While there has been significant research toward understanding the thermal performance of many different electronic packages, the majority of these studies do not take into account the combined effects of thermal and mechanical interactions. This paper evaluates the thermal performance of flip chip packages based on the couple-field elements available in a numerical code, ANSYS, to study the interactions between temperature and stresses generated during the manufacturing process, where both two dimensional (2D) plane strain and three dimensional (3D) models of the flip chip package are considered. Compared with the model assuming uniform temperature distribution over the entire package, the model with temperature gradient provided more accurate stress profiles in the solder interconnections and underfill fillet. Further finite element studies based on the 2D model are conducted to evaluate the effects of thermal conductivity and substrate board configuration on the overall temperature and stress distribution in the package. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:469 / 480
页数:12
相关论文
共 50 条
  • [11] Thermo-mechanical reliability of power flip-chip cooling concepts
    Wunderle, B
    Dudek, R
    Michel, B
    Reich, H
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 427 - 436
  • [12] Thermo-mechanical deformation and stress analysis of a flip-chip BGA
    Wu, JD
    Lai, YS
    Kuo, YL
    Hung, SC
    Jen, MHR
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 309 - 316
  • [13] Thermo-mechanical reliability of flip chip structures used in DCA and CSP
    Fraunhofer Inst for Reliability and, Microintegration IZM, Berlin, Germany
    Proceedings of the International Symposium and Exhibition on Advanced Packaging Materials Processes, Properties and Interfaces, 1998, : 153 - 160
  • [14] Thermal performance of flip chip ball grid array packages
    Joiner, B
    de Oca, TM
    EIGHTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2002, 2002, : 50 - 56
  • [15] A NUMERICAL METHODOLOGY FOR THERMO-MECHANICAL CHARACTERIZATION OF HIGH POWER ELECTRONIC PACKAGES
    Park, S. B.
    Nguyen, T. T.
    Goo, N. S.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 369 - +
  • [16] Finite element analysis on the thermo-mechanical behavior of flip chip packages with Au stud bump and non-conductive paste
    Yeo, A
    Min, TA
    Pei-Siang, SL
    Lee, C
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 196 - 202
  • [17] Thermo-mechanical simulation of stacked chip scale packages with moire interferometry validation
    Johnson, Zane E.
    Schneck, Nathan R.
    Thoreson, Andrew R.
    Stone, James J.
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1120 - +
  • [18] Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging
    Pok, Y. W.
    Sujan, D.
    Rahman, M. E.
    Dol, S. S.
    2016 THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS AND MECHANICAL ENGINEERING (ICMME 2016), 2017, 95
  • [19] Study on Thermo-mechanical Reliability of Embedded Chip during Thermal Cycle Loading
    Niu, Ligang
    Yang, D.
    Zhao, Mingjun
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1148 - 1151
  • [20] Coupled Thermal and Thermo-Mechanical Simulation for Flip-chip Component Level Copper Pillar Bump Fatigue
    Shantaram, Sandeep
    Sakib, A. R. Nazmus
    Lakhera, Nishant
    PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 1381 - 1386