PARLGRAN: Parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures

被引:9
作者
Banerjee, Sudarshan [1 ]
Bozorgzadeh, Elaheh [1 ]
Dutt, Nikil [1 ]
机构
[1] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA
来源
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 2006年
关键词
D O I
10.1109/ASPDAC.2006.1594733
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Partial dynamic reconfiguration, often called RTR (run-time reconfiguration) is a key feature in modern reconfigurable platforms. While partial RTR enables additional application performance, it imposes physical constraints necessitating simultaneous scheduling and placement while mapping application task graphs onto such architectures. In this paper we present PARLGRAN, an approach that maximizes performance of application task chains by selecting a suitable granularity of data-parallelism for individual data parallel tasks. Our approach focusses on reconfiguration delay overhead and placement-related issues (such as fragmentation) while selecting individual data-parallelism granularity as an integral part of simultaneous scheduling and placement. We demonstrate that our heuristic generates high-quality schedules on an extensive set of over a 1000 synthetic experiments by comparing the results with an approach that tries to statically maximize data-parallelism, i.e., does not consider the overheads and constraints associated with partial RTR. A detailed case-study on JPEG encoding additionally confirms that blindly maximizing data-parallelism can result in schedules even worse than that generated by a simple (but RTR-aware) approach oblivious to data-parallelism.
引用
收藏
页码:491 / 496
页数:6
相关论文
共 16 条
[1]  
AUGUSTINE J, COMMUNICATION
[2]  
BANERJEE S, SELECTING GRANULARIT
[3]  
Banerjee S., 2005, DAC
[4]  
BREBNER G, 1996, VIRTUAL HARDWARE OPE
[5]  
FEKETE SP, 2001, DATE
[6]  
HANDA M, 2004, DAC
[7]  
HARKIN J, 2004, ACM TECS, V3
[8]  
Hauck S., 1998, FPGA
[9]  
Muchnick S., 1997, ADV COMPILER DESIGN
[10]  
MURATA H, 1995, ICCAD