Karatsuba Implementation of FIR Filters

被引：0

作者：

Albicocco, Pietro ^{[1
]}

Cardarilli, Gian Carlo ^{[1
]}

Pontarelli, Salvatore ^{[1
]}

Re, Marco ^{[1
]}

机构：

[1] Univ Roma Tor Vergata, Dept Elect, Rome, Italy

来源：

2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR) | 2012年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, the authors propose the implementation of a programmable Finite Impulse Response (FIR) filter based on the use of the Karatsuba formula. The Karatsuba formula is used to speed-up the multiplication of large numbers by splitting the operands in two parts of equal length. In the paper, experiments based on a STM 90 nm technology implementing FIR filters in transposed form show a reduction in the hardware complexity, low power consumption and increased speed.

引用

页码：1111 / 1114

页数：4

共 50 条

[1] Systolic implementation of FIR filters
1600, Publ by Elsevier Science Publishers B.V., Amsterdam, Neth
[2] Approximate Implementation of FIR Filters on FPGA
Kula, Y. Firat
Ayhan, Tuba
Altun, Mustafa
2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
[3] FPGA Implementation of Multichannel FIR Filters
Aydin, Cihan
Sefa, Ibrahim
PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI-2019), 2019,
[4] FPGA implementation of FIR Nyquist filters
Abdulhamid, H.
Lee, R.
Abdel-Raheem, E.
INFORMATION PROCESSING IN THE SERVICE OF MANKIND AND HEALTH, 2006, : 123 - +
[5] Efficient Recursive Implementation of Multiplierless FIR Filters
Lutovac, Miroslav
Pavlovic, Vlastimir
Lutovac, Maja
2013 2ND MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2013,
[6] FPGA Implementation of Fast Running FIR Filters
Rengaprakash, S.
Vignesh, M.
Anwar, N. Syed
Pragadheesh, M.
Senthilkumar, E.
Sandhya, M.
Manikandan, J.
2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 1282 - 1286
[7] ON THE IMPLEMENTATION OF FULLY ADAPTIVE INTERPOLATED FIR FILTERS
Batista, Eduardo L. O.
Seara, Rui
2012 PROCEEDINGS OF THE 20TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2012, : 2173 - 2177
[8] Design of FIR filters for low implementation complexity
Çiloglu, T
ELECTRONICS LETTERS, 1999, 35 (07) : 529 - 530
[9] FPGA implementation of high performance FIR filters
Kollig, P
AlHashimi, BM
Abbott, KM
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2240 - 2243
[10] Low power implementation of high throughput FIR filters
Arslan, T
Erdogan, AT
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 373 - 376

← 1 2 3 4 5 →