An Area and Power Efficient FFT Processor for UWB Systems

被引：4

作者：

Qiao, Shushan ^{[1
]}

Hei, Yong ^{[1
]}

Wu, Bin ^{[1
]}

Zhou, Yumei ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China

来源：

2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15 | 2007年

关键词：

FFT; UWB; OFDM;

D O I：

10.1109/WICOM.2007.151

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a novel 128-point Fast Fourier Transform (FFT) processor for practical Ultra-wideband (UWB) applications. The pipeline FFT processor based on the proposed non-Cooley-Tukey radix-8 unit can provide high throughput rate and has low hardware complexity. The radix-8 unit's hardware cost can save up to 20% compared with Radix-2 Single path Delay Feedback (R2SDF) architecture. Furthermore, both the input and output are In nature order. A 128-point FFT processor has been designed and implemented with SMIC 0.18 mu m CMOS process based on the proposed architecture. The throughput rate of proposed FFT processor is up to 409.6 Msample/s, which can meet the specification of UWB systems.

引用

页码：582 / 585

页数：4

共 50 条

[21] Area Efficient Complex Floating Point Multiplier for Reconfigurable FFT/IFFT Processor Based on Vedic Algorithm
Thakare, L. P.
Deshmukh, A. Y.
PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 434 - 440
[22] An analog/mixed-signal FFT processor for wideband OFDM systems
Lehne, Mark
Raman, Sanjay
2006 IEEE SARNOFF SYMPOSIUM, 2006, : 323 - 326
[23] DESIGN AND ANALYSIS OF COST-EFFICIENT IFFT/FFT PROCESSOR CHIP FOR WIRELESS OFDM SYSTEMS
Chen, Ting-Yuan
Lin, Yi-Hsien
Wu, Chih-Feng
Wang, Chorng-Kuang
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 760 - 763
[24] Low Power Pipelined FFT Processor Architecture on FPGA
Hassan, S. L. M.
Sulaiman, N.
Halim, I. S. A.
2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34
[25] Efficient algorithms of FFT butterfly for OFDM systems
Tian, JF
Xu, YY
Jiang, HN
Luo, HW
Song, WT
PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, 2004, : 461 - 464
[26] Area and power efficient signal reordering unit for OFDM systems
Lee, Jong-Yeol
Yang, Seung-Won
IEICE ELECTRONICS EXPRESS, 2008, 5 (24): : 1049 - 1053
[27] Reconfigurable VLSI Architecture for FFT Processor
Sung, Tze-Yun
Hsin, Hsi-Chin
KO, LU-TING
MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
[28] A low-area dynamic reconfigurable MDC FFT processor design
Lee, Trong-Yen
Huang, Chi-Han
Chen, Wei-Cheng
Liu, Min-Jea
MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 227 - 234
[29] An area efficient FFT and its hardware implementation
Sharma, Manoj
Mehra, Shivam Kumar
Goyal, Vishal
JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2022, 43 (03) : 505 - 511
[30] A Configurable FFT Processor
He Jing
Ma Lanjuan
Xu Xinyu
ICWMMN 2010, PROCEEDINGS, 2010, : 246 - 249

← 1 2 3 4 5 →