Principle of CMOS circuit power-delay optimization with transistor sizing

被引：0
|
作者：
Yuan, JR [1 ]
Svensson, C [1 ]
机构：
[1] LINKOPING UNIV,DEPT PHYS & MEASUREMENT TECHNOL,S-58183 LINKOPING,SWEDEN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：637 / 640
页数：4
相关论文
共 50 条
  • [1] PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital Circuit Design
    Gupta, Prateek
    Gourishetty, Shirisha
    Mandadapu, Harshini
    Abbas, Zia
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [2] Power-delay modeling of dynamic CMOS gates for circuit optimization
    Rossello, JL
    Segura, J
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 494 - 499
  • [3] Geometric programming based power-delay optimization using transistor-sizing for submicron and deep submicron CMOS inverter
    Pattanaik, M
    Banerjee, S
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 484 - 487
  • [4] A CMOS power-delay model for CAD optimization tools
    Delaurenti, M
    Masera, G
    Piccinini, G
    Roch, MR
    Zamboni, M
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 72 - 77
  • [5] Power-delay optimizations in gate sizing
    Sapatnekar, SS
    Chuang, WT
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (01) : 98 - 114
  • [6] Gate Sizing for Power-Delay Optimization at Transistor-level Monolithic 3D-Integrated Circuits
    Zanelli, Juliano C.
    Metzler, Carolina
    Reis, Ricardo
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [7] Power-delay characteristics of CMOS adders
    Nagendra, Chetana
    Owens, Robert Michael
    Irwin, Mary Jane
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (03) : 377 - 381
  • [8] Power-delay characteristics of CMOS multipliers
    Callaway, TK
    Swartzlander, EE
    13TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1997, : 26 - 32
  • [9] Transistor Sizing Strategy for Simultaneous Energy - Delay Optimization in CMOS Buffers
    Lin, Longyang
    Kien Trinh Quang
    Alioto, Massimo
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2771 - 2774
  • [10] Combining transistor sizing, wire sizing, and buffer insertion for low power in CMOS digital circuit design
    Lee, H
    Kim, J
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 42 (02) : 255 - 260
12345