Real-Time FPGA-Based Multichannel Spike Sorting Using Hebbian Eigenfilters

被引:21
|
作者
Yu, Bo [1 ]
Mak, Terrence [2 ,3 ]
Li, Xiangyu [1 ]
Xia, Fei [2 ]
Yakovlev, Alexandre [2 ]
Sun, Yihe [1 ]
Poon, Chi-Sang [4 ]
机构
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
[2] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[3] Newcastle Univ, Inst Neurosci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[4] MIT, Harvard Mit Div Hlth Sci & Technol, Cambridge, MA 02139 USA
基金
北京市自然科学基金; 英国工程与自然科学研究理事会; 中国国家自然科学基金; 美国国家卫生研究院;
关键词
Brain-machine interface (BMI); field-programmable gate array (FPGAs); hardware architecture design; Hebbian learning; spike sorting; INTERFACE; DESIGN; SYSTEM;
D O I
10.1109/JETCAS.2012.2183430
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Real-time multichannel neuronal signal recording has spawned broad applications in neuro-prostheses and neuro-rehabilitation. Detecting and discriminating neuronal spikes from multiple spike trains in real-time require significant computational efforts and present major challenges for hardware design in terms of hardware area and power consumption. This paper presents a Hebbian eigenfilter spike sorting algorithm, in which principal components analysis (PCA) is conducted through Hebbian learning. The eigenfilter eliminates the need of computationally expensive covariance analysis and eigenvalue decomposition in traditional PCA algorithms and, most importantly, is amenable to low cost hardware implementation. Scalable and efficient hardware architectures for real-time multichannel spike sorting are also presented. In addition, folding techniques for hardware sharing are proposed for better utilization of computing resources among multiple channels. The throughput, accuracy and power consumption of our Hebbian eigenfilter are thoroughly evaluated through synthetic and real spike trains. The proposed Hebbian eigenfilter technique enables real-time multichannel spike sorting, and leads the way towards the next generation of motor and cognitive neuro-prosthetic devices.
引用
收藏
页码:502 / 515
页数:14
相关论文
共 50 条
  • [1] Stream-based Hebbian eigenfilter for real-time neuronal spike discrimination
    Yu, Bo
    Mak, Terrence
    Li, Xiangyu
    Smith, Leslie
    Sun, Yihe
    Poon, Chi-Sang
    BIOMEDICAL ENGINEERING ONLINE, 2012, 11
  • [2] An FPGA-based platform for accelerated offline spike sorting
    Gibson, Sarah
    Judy, Jack W.
    Markovic, Dejan
    JOURNAL OF NEUROSCIENCE METHODS, 2013, 215 (01) : 1 - 11
  • [3] FPGA-based real-time simulation of mismatched photovoltaic arrays
    Carabali-Isajar, Alejandro
    Orozco-Gutierrez, Martha Lucia
    Franco-Mejia, Edinson
    Spagnuolo, Giovanni
    Restrepo, Jose Alex
    HELIYON, 2022, 8 (07)
  • [4] Stream-based Hebbian eigenfilter for real-time neuronal spike discrimination
    Bo Yu
    Terrence Mak
    Xiangyu Li
    Leslie Smith
    Yihe Sun
    Chi-Sang Poon
    BioMedical Engineering OnLine, 11
  • [5] An FPGA-Based Accelerated Optimization Algorithm for Real-Time Applications
    Psarakis, Mihalis
    Dounis, Anastasios
    Almabrok, Abdoalnasir
    Stavrinidis, Stavros
    Gkekas, Georgios
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2020, 92 (10): : 1155 - 1176
  • [6] FPGA-Based Real-Time n/γ Discrimination With Liquid Scintillator
    Zhu, Xing
    Feng, Changqing
    Li, Qiang
    Shen, Zhongtao
    Liu, Shubin
    An, Qi
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (12) : 2877 - 2882
  • [7] Multichannel Many-Class Real-Time Neural Spike Sorting With Convolutional Neural Networks
    Yi, Jinho
    Xu, Jiachen
    Chen, Ethan
    Chamanzar, Maysamreza
    Chen, Vanessa
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2022, 3 : 168 - 179
  • [8] An unsupervised real-time spike sorting system based on optimized OSort
    Wu, Yingjiang
    Li, Ben-Zheng
    Wang, Liyang
    Fan, Shaocan
    Chen, Changhao
    Li, Anan
    Lin, Qin
    Wang, Panke
    JOURNAL OF NEURAL ENGINEERING, 2023, 20 (06)
  • [9] Real-time FPGA-based Radar Imaging for Smart Mobility Systems
    Saponara, Sergio
    Neri, Bruno
    REAL-TIME IMAGE AND VIDEO PROCESSING 2016, 2016, 9897
  • [10] Fully pipelined FPGA-based architecture for real-time SIFT extraction
    Vourvoulakis, John
    Kalomiros, John
    Lygouras, John
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 53 - 73