An Efficient FPGA-Based Architecture for Convolutional Neural Networks

被引:0
|
作者
Hwang, Wen-Jyi [1 ]
Jhang, Yun-Jie [1 ]
Tai, Tsung-Ming [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan
来源
2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2017年
关键词
artificial vision systems; convolutional neural networks; field programmable gate array; hardware architecture; pipeline operations; COPROCESSOR;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The goal of this paper is to implement an efficient FPGA-based hardware architectures for the design of fast artificial vision systems. The proposed architecture is capable of performing classification operations of a Convolutional Neural Network (CNN) in realtime. To show the effectiveness of the architecture, some design examples such as hand posture recognition, character recognition, and face recognition are provided. Experimental results show that the proposed architecture is well suited for embedded artificial computer vision systems requiring high portability, high computational speed, and accurate classification.
引用
收藏
页码:582 / 588
页数:7
相关论文
共 50 条
  • [31] RETRACTED ARTICLE: FPGA-based reflection image removal using cognitive neural networks
    Bairu K. Saptalakar
    Mrityunjaya V Latte
    Applied Nanoscience, 2023, 13 : 2539 - 2553
  • [32] Rejuvenating efficient convolutional neural networks
    Wei Xu
    Yi Wan
    Kaiyuan Wang
    Journal of Real-Time Image Processing, 2025, 22 (3)
  • [33] ARCHITECTURE RECOGNITION BY MEANS OF CONVOLUTIONAL NEURAL NETWORKS
    Andrianaivo, Louis N.
    D'Autilia, Roberto
    Palma, Valerio
    27TH CIPA INTERNATIONAL SYMPOSIUM: DOCUMENTING THE PAST FOR A BETTER FUTURE, 2019, 42-2 (W15): : 77 - 84
  • [34] A streaming architecture for Convolutional Neural Networks based on layer operations chaining
    Arredondo-Velazquez, Moises
    Diaz-Carmona, Javier
    Torres-Huitzil, Cesar
    Padilla-Medina, Alfredo
    Prado-Olivarez, Juan
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (05) : 1715 - 1733
  • [35] NLCMAP: A FRAMEWORK FOR THE EFFICIENT MAPPING OF NON-LINEAR CONVOLUTIONAL NEURAL NETWORKS ON FPGA ACCELERATORS
    Aiello, Giuseppe
    Bussolino, Beatrice
    Valpreda, Emanuele
    Roch, Massimo Ruo
    Masera, Guido
    Martina, Maurizio
    Marsi, Stefano
    2022 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP, 2022, : 926 - 930
  • [36] A Mixed Signal Architecture for Convolutional Neural Networks
    Lou, Qiuwen
    Pan, Chenyun
    McGuinness, John
    Horvath, Andras
    Naeemi, Azad
    Niemier, Michael
    Hu, X. Sharon
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [37] Energy-Efficient CPU plus FPGA-Based CNN Architecture for Intrusion Detection Systems
    Maciel, Lucas A.
    Souza, Matheus A.
    Freitas, Henrique C.
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2024, 13 (04) : 65 - 72
  • [38] A streaming architecture for Convolutional Neural Networks based on layer operations chaining
    Moisés Arredondo-Velázquez
    Javier Diaz-Carmona
    Cesar Torres-Huitzil
    Alfredo Padilla-Medina
    Juan Prado-Olivarez
    Journal of Real-Time Image Processing, 2020, 17 : 1715 - 1733
  • [39] FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
    Shawahna, Ahmad
    Sait, Sadiq M.
    El-Maleh, Aiman
    IEEE ACCESS, 2019, 7 : 7823 - 7859
  • [40] SLIT: An Energy-Efficient Reconfigurable Hardware Architecture for Deep Convolutional Neural Networks
    Tran, Thi Diem
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (07) : 319 - 329