Architectural trends in current-steering digital-to-analog converters

被引：10
作者：
Balasubramanian, S. [1 ]
Khalil, W. [1 ]
机构：
[1] Electrosci Lab, Dept Elect & Comp Engn, Columbus, OH 43212 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2013年 / 77卷 / 01期
关键词：
Digital-to-analog converters (DACs); Interleaving; Reconstruction; GHz; Trends; Architectures; DACS DYNAMIC SFDR; DELTA-SIGMA; CMOS DAC; RF DAC; IMPROVEMENT; DBC;
D O I：
10.1007/s10470-013-0082-2
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Recent interests from the research community in building digitized transmitters have led to numerous architectural and circuit-level innovations and developments towards the design of digital-to-analog converters (DACs) in the GHz space. However, several challenges exist in terms of interface overhead and process capabilities that fundamentally influence the accuracy, linearity and achievable speed. This paper aims to highlight some of the fundamental challenges in DACs and provide the reader with an insight into some of the emerging innovations at the systemic and circuit levels that address these challenges and aid in the transition of high-resolution DACs into the GHz regime.
引用
收藏
页码：55 / 67
页数：13
相关论文
共 45 条
[1]   Modeling of glitches due to rise/fall asymmetry in current-steering digital-to-analog converters [J].
Andersson, KO ;
Vesterbacka, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) :2265-2275
[2]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[3]  
Bala S. K., 2012, 2012 IEEE POW EL, P1, DOI [10.1109/SCES.2012.6199016, DOI 10.1109/N0RCHP.2012.6403097]
[4]   Systematic Analysis of Interleaved Digital-to-Analog Converters [J].
Balasubramanian, S. ;
Creech, G. ;
Wilson, J. ;
Yoder, S. M. ;
McCue, J. J. ;
Verhelst, M. ;
Khalil, W. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (12) :882-886
[5]   Direct digital-to-RF digital-to-analogue converter using image replica and nonlinearity cancelling architecture [J].
Balasubramanian, S. ;
Khalil, W. .
ELECTRONICS LETTERS, 2010, 46 (14) :1030-1031
[6]  
Balasubramanian S., 2013, CURRENT EME IN PRESS
[7]   Ultimate Transmission [J].
Balasubramanian, Sidharth ;
Boumaiza, Slim ;
Sarbishaei, Hassan ;
Quach, Tony ;
Orlando, Pompei ;
Volakis, John ;
Creech, Greg ;
Wilson, James ;
Khalil, Waleed .
IEEE MICROWAVE MAGAZINE, 2012, 13 (01) :64-82
[8]   A 12-bit intrinsic accuracy high-speed CMOS DAC [J].
Bastos, J ;
Marques, AM ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1959-1969
[9]  
Bechthum E, 2012, IEEE INT SYMP CIRC S, P241, DOI 10.1109/ISCAS.2012.6271784
[10]   SPECTRA OF QUANTIZED SIGNALS [J].
BENNETT, WR .
BELL SYSTEM TECHNICAL JOURNAL, 1948, 27 (03) :446-472
12345