Low voltage swing gates for low power consumption

被引：0

作者：

Rjoub, A ^{[1
]}

Koufopavlou, O ^{[1
]}

机构：

[1] Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, GR-26500 Patras, Greece

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low swing voltage design technique is proposed. The new design could be used successfully in order to decrease the power dissipation in Complementary Pass-Transistor Logic (CPL) as in Cascade Voltage Switch Logic (CVSL) logic gates. The achieved gate output voltage-level swing reduction, results in a significant reduction of their power consumption. Using the proposed technique, for supply voltage 3.3V and 0.5 mu m process technology, 35% (for the CPL) and 20% (for the CVSL) power consumption savings is achieved. Improvements in power-delay product are also obtained. In the new gates no special circuit design receiver is required in order to pull-up the low swing signal.

引用

页码：234 / 237

页数：4

共 50 条

[1] Low voltage swing gates for low power consumption
Rjoub, A.
Koufopavlou, O.
Proceedings - IEEE International Symposium on Circuits and Systems, 1
[2] Low voltage swing gates for low power consumption
Rjoub, A.
Koufopavlou, O.
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[3] Multithreshold voltage low-swing/low-voltage techniques in logic gates
Rjoub, A
Koufopavlou, O
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (02) : 283 - 298
[4] Design of CMOS voltage reference for low voltage and low power consumption
Cai, Min
Shu, Jun
Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science), 2008, 36 (09): : 128 - 131
[5] UNDERSTANDING LARGE SWING AND LOW SWING OPERTATION IN DYCML GATES
Borges, Tiago
Martins, Ernesto
Alves, Luis Nero
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 601 - 604
[6] Thermal shutdown circuit with low voltage and low power consumption for power management IC
School of Information Science and Tech., Southwest Jiaotong University, Chengdu 610031, China
Xinan Jiaotong Daxue Xuebao, 2006, 3 (310-313):
[7] Low voltage swing circuits for low dissipation busses
Cardarilli, GC
Salmeri, M
Salsano, A
Simonelli, O
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1868 - 1871
[8] NOVEL LOW-VOLTAGE LOW-POWER FULL-SWING BICMOS CIRCUITS
ELRABAA, MS
OBRECHT, MS
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 86 - 94
[9] A new small swing domino logic for low-power consumption
Yang, SH
Cho, KR
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 303 - 309
[10] An efficient low-swing multithreshold-voltage low-power design technique
Rjoub, A
Alrousan, M
Aljarrah, O
Koufopavlou, O
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (01) : 193 - 203

← 1 2 3 4 5 →