Implementation of Odd Discrete Cosine Transform (ODCT-II) using Distributed Arithmetic Approach

被引:0
作者
Akhter, Shamim
Karwal, Vikram
Jain, R. C.
机构
来源
3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012) | 2012年
关键词
Distributed Arithmetic; ODCT-II; FPGA; EDST; EDCT; DCTS; DSTS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Discrete Cosine Transform (DCT) has been extensively used in various digital image coding schemes and image compression standards. It is known that in most practical cases, the DCT based schemes out-perform in terms of compression ratio. In literature, designing for 1-D Even DCT (EDCT) is given using butterfly structure. It is difficult to implement Odd-DCT (ODCT) because of its difficulty in forming butterfly structure. In this paper, hardware implementation for computation of the ODCT-II coefficients using Distributed Arithmetic (DA) approach is discussed. It is synthesized using ISE 10.1 and implemented on Vertex 4. Implementation shows that DA based approach is more efficient in terms of device utilizations.
引用
收藏
页数:6
相关论文
共 31 条
  • [21] FPGA implementation of FIR filter using 2-bit parallel distributed arithmetic
    Jeng, SS
    Chang, SM
    Lan, BS
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (05) : 1280 - 1282
  • [22] A low-power implementation scheme of interpolation FIR filters using distributed arithmetic
    Hwang, S
    Han, GH
    Kang, SH
    Kim, J
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (11): : 2346 - 2350
  • [23] ASIC Implementation of Area-Efficient, High-Throughput 2-D IIR Filter Using Distributed Arithmetic
    Kumar, Prashant
    Shrivastava, Prabhat Chandra
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (07) : 2934 - 2957
  • [24] Optimization of the Detection of Very Inclined Showers Using a Spectral Trigger Based on the Discrete Cosine Transform in Arrays of Surface Detectors
    Szadkowski, Zbigniew
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (05) : 3647 - 3653
  • [25] An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture
    Nandal, Amita
    Vigneswarn, T.
    Rana, Ashwani K.
    Dhaka, Arvind
    ELEVENTH INTERNATIONAL CONFERENCE ON COMMUNICATION NETWORKS, ICCN 2015/INDIA ELEVENTH INTERNATIONAL CONFERENCE ON DATA MINING AND WAREHOUSING, ICDMW 2015/NDIA ELEVENTH INTERNATIONAL CONFERENCE ON IMAGE AND SIGNAL PROCESSING, ICISP 2015, 2015, 54 : 605 - 611
  • [26] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Jyothi, Grande Naga
    Sanapala, Kishore
    Vijayalakshmi, A.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (02) : 259 - 264
  • [27] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Grande Naga Jyothi
    Kishore Sanapala
    A. Vijayalakshmi
    International Journal of Speech Technology, 2020, 23 : 259 - 264
  • [28] A high throughput two-dimensional discrete cosine transform and MPEG4 motion estimation using vector coprocessor
    Shahrukh Agha
    Usman Ali Gulzari
    Farzana Shaheen
    Farmanullah Jan
    Journal of Real-Time Image Processing, 2020, 17 : 1319 - 1330
  • [29] A high throughput two-dimensional discrete cosine transform and MPEG4 motion estimation using vector coprocessor
    Agha, Shahrukh
    Gulzari, Usman Ali
    Shaheen, Farzana
    Jan, Farmanullah
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (05) : 1319 - 1330
  • [30] Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic
    Kalaiyarasi, D.
    Reddy, T. Kalpalatha
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71