Implementation of Odd Discrete Cosine Transform (ODCT-II) using Distributed Arithmetic Approach

被引：0
|
作者：
Akhter, Shamim
Karwal, Vikram
Jain, R. C.
机构：
来源：
3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012) | 2012年
关键词：
Distributed Arithmetic; ODCT-II; FPGA; EDST; EDCT; DCTS; DSTS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Discrete Cosine Transform (DCT) has been extensively used in various digital image coding schemes and image compression standards. It is known that in most practical cases, the DCT based schemes out-perform in terms of compression ratio. In literature, designing for 1-D Even DCT (EDCT) is given using butterfly structure. It is difficult to implement Odd-DCT (ODCT) because of its difficulty in forming butterfly structure. In this paper, hardware implementation for computation of the ODCT-II coefficients using Distributed Arithmetic (DA) approach is discussed. It is synthesized using ISE 10.1 and implemented on Vertex 4. Implementation shows that DA based approach is more efficient in terms of device utilizations.
引用
收藏
页数：6
相关论文
共 31 条
  • [1] Implementation of Rectangular Windowed Odd Discrete Cosine Transform Update Algorithm Using Distributed Arithmetic Approach
    Akhter, Shamim
    Karwal, Vikram
    Jain, R. C.
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 381 - 386
  • [2] Hardware Implementation of Discrete Hirschman Transform Convolution Using Distributed Arithmetic
    Xue, Dingli
    DeBrunner, Victor
    DeBrunner, Linda S.
    CONFERENCE RECORD OF THE 2019 FIFTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2019, : 1587 - 1590
  • [3] Area Efficient Fully Parallel Distributed Arithmetic Architecture for One-Dimensional Discrete Cosine Transform
    Elias, Teena Susan
    Dhanusha, P. B.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 294 - 299
  • [4] New distributed arithmetic discrete wavelet packet transform architecture
    Payá, G
    Peiró, MM
    Ballester, F
    Gadea, R
    Colom, R
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 370 - 378
  • [5] Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic
    Javier Ramírez
    Antonio García
    Uwe Meyer-Bäse
    Fred Taylor
    Antonio Lloris
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 171 - 190
  • [6] Implementation of RNS-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic
    Ramírez, J
    García, A
    Meyer-Bäse, U
    Taylor, F
    Lloris, A
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 171 - 190
  • [7] Distributed arithmetic based implementation of Fourier transform targeted at FPGA architectures
    Rawski, M.
    Wojtynski, M.
    Wojciechowski, T.
    Majkowski, P.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 152 - 156
  • [8] Efficient VLSI Architecture for Implementation of 1-D Discrete Wavelet Transform Based on Distributed Arithmetic
    Mahajan, Anurag
    Mohanty, Basant K.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1195 - 1198
  • [9] Hardware Implementation of Finite Impulse Response and Discrete Cosine Transform On FPGA
    Setiawan, Hendra
    Lukistriya, Fahmi
    2018 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD 2018): SMART DEVICES FOR BIG DATA ANALYTIC AND MACHINE LEARNING, 2018, : 196 - 201
  • [10] Efficient wavelet transform on FPGA using advanced distributed arithmetic
    Chen Jing
    Hou Yuan Bin
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II, 2007, : 512 - 515
1234