A systematic literature review on hardware implementation of artificial intelligence algorithms

被引：96
作者：
Abu Talib, Manar [1 ]
Majzoub, Sohaib [1 ]
Nasir, Qassim [1 ]
Jamal, Dina [1 ]
机构：
[1] Univ Sharjah, Sharjah, U Arab Emirates
来源：
JOURNAL OF SUPERCOMPUTING | 2021年 / 77卷 / 02期
关键词：
Hardware accelerators; Artificial intelligence; Machine learning; AI on hardware; Real-time AI; FOREGROUND OBJECT SEGMENTATION; DEEP NEURAL-NETWORKS; REAL-TIME; FACE DETECTION; FPGA; ACCELERATOR; CLASSIFICATION; ARCHITECTURE; CNN;
D O I：
10.1007/s11227-020-03325-8
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Artificial intelligence (AI) and machine learning (ML) tools play a significant role in the recent evolution of smart systems. AI solutions are pushing towards a significant shift in many fields such as healthcare, autonomous airplanes and vehicles, security, marketing customer profiling and other diverse areas. One of the main challenges hindering the AI potential is the demand for high-performance computation resources. Recently, hardware accelerators are developed in order to provide the needed computational power for the AI and ML tools. In the literature, hardware accelerators are built using FPGAs, GPUs and ASICs to accelerate computationally intensive tasks. These accelerators provide high-performance hardware while preserving the required accuracy. In this work, we present a systematic literature review that focuses on exploring the available hardware accelerators for the AI and ML tools. More than 169 different research papers published between the years 2009 and 2019 are studied and analysed.
引用
收藏
页码：1897 / 1938
页数：42
相关论文
共 169 条
[91]   Scalable and Modularized RTL Compilation of Convolutional Neural Networks onto FPGA [J].
Ma, Yufei ;
Suda, Naveen ;
Cao, Yu ;
Seo, Jae-sun ;
Vrudhula, Sarma .
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
[92]   ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler [J].
Ma, Yufei ;
Suda, Naveen ;
Cao, Yu ;
Vrudhula, Sarma ;
Seo, Jae-sun .
INTEGRATION-THE VLSI JOURNAL, 2018, 62 :14-23
[93]   Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA [J].
Ma, Yufei ;
Cao, Yu ;
Vrudhula, Sarma ;
Seo, Jae-sun .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) :1354-1367
[94]   Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks [J].
Ma, Yufei ;
Cao, Yu ;
Vrudhula, Sarma ;
Seo, Jae-sun .
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, :45-54
[95]  
Masek J, 2013, 2013 36TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), P808, DOI 10.1109/TSP.2013.6614050
[96]  
Mathuriya A, 2018, SC18, DOI 10.1109/SC.2018.00068
[97]   Artificial neural networks in hardware A survey of two decades of progress [J].
Misra, Janardari ;
Saha, Indranil .
NEUROCOMPUTING, 2010, 74 (1-3) :239-255
[98]   A survey of FPGA-based accelerators for convolutional neural networks [J].
Mittal, Sparsh .
NEURAL COMPUTING & APPLICATIONS, 2020, 32 (04) :1109-1139
[99]  
Moss DJM, 2017, I C FIELD PROG LOGIC
[100]  
Motamedi M, 2016, ASIA S PACIF DES AUT, P575, DOI 10.1109/ASPDAC.2016.7428073
567891011121314