A General Automatic Test System for Instruments in IC Equipment

被引:4
作者
Su, Xiaoshan [1 ]
Tian, Ling [1 ]
机构
[1] Tsinghua Univ, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Automatic test system (ATS); integrated circuit (IC) equipment; mirror model; plasma-enhanced chemical vapor deposition (PECVD); signal-oriented test;
D O I
10.1109/TIM.2012.2188659
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a general testing model for instruments and several testing approaches to test instruments in integrated circuit (IC) equipment. Three levels of mirror models are built to describe the hierarchical construction of units under test in IC equipment, which is used to simulate the internal structure and component relationship of tested instruments. By using different types of data acquisition (DAQ) cards and corresponding drivers, a concept of virtual pin is proposed to establish a bridge between the software and hardware aspects of the automatic test system (ATS). To improve the flexibility of the ATS, the testing procedure for a single instrument or equipment is divided into mirror model configuration and runtime control. By this way, the same mirror model can be adapted to different testing applications. To meet the needs of reusability of mirror models and transportability of testing applications, various configurations are serialized and deserialized via Extensible Markup Language files. Based on industrial personal computer and DAQ cards, an ATS prototype named IC Equipment Tester (ICETester) was developed to support the proposed mirror model and testing methods. The prototype was implemented for the development of plasma-enhanced chemical vapor deposition (PECVD) equipment, which proved that ICETester is efficient and flexible to test instruments in the PECVD equipment.
引用
收藏
页码:2591 / 2599
页数:9
相关论文
共 25 条
[1]  
Bucci G., 2004, Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510), P675, DOI 10.1109/IMTC.2004.1351137
[2]   Introduction to the Next Generation Automatic Test System (NGATS) [J].
Burden, Judy ;
Curry, Patrick A. ;
Roby, Derec ;
Love, Frances .
AUTOTESTCON 2005, 2005, :16-19
[3]   Automatic test generation for the analysis of a real-time system: Case study [J].
Clarke, D ;
Lee, I .
THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, :112-124
[4]   AUTOMATIC TEST GENERATION TECHNIQUES FOR ANALOG CIRCUITS AND SYSTEMS - REVIEW [J].
DUHAMEL, P ;
RAULT, JC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07) :411-440
[5]   A customizable shared information space to support concurrent design [J].
Frank, A ;
Mitschang, B .
COMPUTERS IN INDUSTRY, 2002, 48 (01) :45-57
[6]  
Gal S., P IEEE SYST READ TEC, P337
[7]   The IVI foundation signal interface; A new industry standard [J].
Geathers, GE .
IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE: 2001 IEEE AUTOTESTCON PROCEEDINGS, 2001, :497-503
[8]   Productivity Improvement From Using Machine Buffers in Dual-Gripper Cluster Tools [J].
Geismar, Neil ;
Dawande, Milind ;
Sriskandarajah, Chelliah .
IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2011, 8 (01) :29-41
[9]   Virtual test reduces semiconductor product development time [J].
Hogan, T ;
Heffernan, D .
ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 2001, 13 (02) :77-83
[10]   Sustainment of legacy automatic test systems: Lessons learned on TPS transportability [J].
Kennedy, C .
IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 2005, 20 (04) :18-22