Analog Layout Generator for CMOS Circuits

被引：46
作者：
Yilmaz, Ender [1 ]
Duendar, Guenhan [2 ]
机构：
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85281 USA
[2] Bogazici Univ, Dept Elect & Elect Engn, TR-34342 Istanbul, Turkey
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2009年 / 28卷 / 01期
关键词：
Analog design automation; automatic layout generation; CMOS analog integrated circuits; computer-aided engineering; integrated circuit layout; MATCHING PROPERTIES; DESIGN TOOL; PLACEMENT;
D O I：
10.1109/TCAD.2008.2009137
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a new layout level automation tool for analog CMOS circuits, namely, analog layout generator (ALG). ALG is capable of generating individual or matched components as well as placement and routing. ALG takes performance considerations into account, optimizing the layout in each step. A distinguishing feature of the tool is primarily providing spectra of generation possibilities ranging from full custom to automatic generation. ALG is not only designed to work as a standalone tool but also implemented to be the final step of an analog automation How. The flow supports circuit level specification in addition to layout level user specifications, so that it can be integrated into an analog automation system. Another feature of ALG is its interaction with a layout adviser tool, namely, YASA. YASA performs sensitivity simulations using a spicelike simulator providing sensitivities of performance parameters with respect to circuit parameters.
引用
收藏
页码：32 / 45
页数：14
相关论文
共 61 条
  • [1] AGARWAL A, 2004, DATE, V2, P1364
  • [2] Net-based force-directed macrocell placement for wirelength optimization
    Alupoaei, S
    Katkoori, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 824 - 835
  • [3] [Anonymous], 1970, Bell System Technical Journal, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
  • [4] [Anonymous], P 19 ACM IEEE DES AU
  • [5] BADAOUI RF, 2005, P DATE, V1, P138
  • [6] Balasa F., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P274, DOI 10.1109/DAC.1999.781325
  • [7] BALKYR S, 2003, ANALOG VLSI DESIGN A
  • [8] ALSYN - FLEXIBLE RULE-BASED LAYOUT SYNTHESIS FOR ANALOG ICS
    BEXTEN, VMZ
    MORAGA, C
    KLINKE, R
    BROCKHERDE, W
    HESS, KG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 261 - 268
  • [9] Multilevel symmetry-constraint generation for retargeting large analog layouts
    Bhattacharya, Sambuddha
    Jangkrajamg, Nuttom
    Shi, C-J. Richard
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 945 - 960
  • [10] Analog layout using ALAS!
    Bruce, JD
    Li, HW
    Dallabetta, MJ
    Baker, RJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 271 - 274
1234567