Design and Implementation of 8-Bit Read-Write Memory Using FIFO Algorithm

被引:0
作者
Chakraborty, Ranjan [1 ]
机构
[1] Inst Technol & Marine Engn, Dept ECE, Dist 24 Parganas S, Kolkata, W Bengal, India
来源
WORLD CONGRESS ON ENGINEERING, WCE 2011, VOL II | 2011年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The term RAM stands for random access memory, which allows easy access at any memory location. Memory can be classified as having its random access of data, but when the term RAM is used with semiconductor memories it is usually meant for read/write operation as opposed to ROM (read only memory). RAM is a volatile form of computer data storage. The word random thus refers to the fact that any piece of data can be returned in a constant time, regardless of its physical location and whether or not it is related to the previous piece of data. Main purpose of the said project is to design and implementation of a 8-bit read and write memory using single clock. The primary technology to be implemented in the design process of the proposed thesis work is First In First Out (FIFO) algorithm based synchronous memory design. FIFO can be classified as synchronous and asynchronous depending on whether same clock or different (asynchronous) clocks control the read and write operations. In this type of memory system, the data that are written into the RAM storage area are read out in the same order that they are written in.
引用
收藏
页码:1399 / 1402
页数:4
相关论文
共 3 条
[1]  
[Anonymous], 2002, DES VER SYNTH SYNCHR
[2]  
Mano M. Morris, 2008, COMPUTER SYSTEM ARCH, p[450, 690]
[3]  
Tocci R J, 2001, DIGITAL SYSTEMS PRIN, P650