A parallel algorithm, architecture and FPGA realization for high speed determination of the complete visibility graph for convex objects

被引:0
|
作者
Priya, TK [1 ]
Sridharan, K [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India
关键词
complete visibility graph; robot navigation; architecture; FPGA realization;
D O I
10.1016/j.micpro.2005.02.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The complete visibility graph is a valuable geometric structure in robot path planning. The literature on constructing the graph has focussed on sequential algorithms and implementations on general-purpose processors. With an increasing need to handle cluttered and/or dynamic environments, a very high speed solution for constructing the graph via custom hardware becomes important. This paper presents a new parallel algorithm for construction of the complete visibility graph of an environment with multiple convex polygonal objects. The algorithm runs in O(n(p + log(n/p))) time for an environment with p objects having a total of it vertices. Results of implementation of the hardware design in Xilinx Virtex FPGA show that the design operates at high speed with low area requirement. In particular, the solution operates at 50 MHz for it close to 100. Further, the design fits on one FPGA device for fairly large input sizes. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:1 / 14
页数:14
相关论文
共 19 条
  • [1] A parallel algorithm for constructing reduced visibility graph and its FPGA implementation
    Sridharan, K
    Priya, TK
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (10) : 635 - 644
  • [2] A parallel algorithm, architecture and FPGA realization for landmark determination and map construction in a planar unknown environment
    Kumar, PR
    Srldharan, K
    Srinivasan, S
    PARALLEL COMPUTING, 2006, 32 (03) : 205 - 221
  • [3] A Parallel Architecture for High Speed BLAST Using FPGA
    Mahmoodi, Mohammad Reza
    Nikaein, Hossein
    Fahimi, Zahra
    2014 22nd Iranian Conference on Electrical Engineering (ICEE), 2014, : 57 - 61
  • [4] FPGA implementation of high speed parallel architecture for block motion estimation
    Rangarajan, P
    Prashanth, G
    Harish, PS
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 245 - 250
  • [5] The Implementation of High Speed Parallel Timing Synchronization Algorithm Based on FPGA
    Hu, Jiao
    Zhu, Lichen
    Wang, Jianpeng
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 484 - 487
  • [6] FPGA implementation of AES algorithm for high throughput using folded parallel architecture
    Rahimunnisa, K.
    Karthigaikumar, P.
    Rasheed, Soumiya
    Jayakumar, J.
    SureshKumar, S.
    SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (11) : 2225 - 2236
  • [7] An improved MUSIC algorithm implemented with high-speed parallel optimization for FPGA
    Zhou Zou
    Wang Hongyuan
    Yu Guowen
    2006 7TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 426 - 429
  • [8] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [9] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE
    Naaz, Amina S.
    Pradeep, M. N.
    Bhairannawar, Satish
    Halvi, Srinivas
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [10] A Novel High-Speed Parallel Scheme for Data Sorting Algorithm Based on FPGA
    Dong, Shengnan
    Wang, Xiaotao
    Wang, Xingbo
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3508 - +