Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme

被引:16
|
作者
Wu, Jin [1 ]
Jiang, Qi [2 ]
Song, Ke [2 ]
Zheng, Lixia [1 ]
Sun, Dongchen [2 ]
Sun, Weifeng [2 ]
机构
[1] Southeast Univ, Wuxi Branch, Wuxi 214000, Peoples R China
[2] Southeast Univ, Inst Integrated Circuit, Nanjing 210018, Peoples R China
基金
中国国家自然科学基金;
关键词
Delay-locked loop (DLL); measurement range; time resolution; time-to-digital converter (TDC);
D O I
10.1109/TCSII.2016.2554818
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a time-to-digital converter (TDC) with a three-level conversion scheme based on a dual delay-locked loop (DLL) structure. The linear-feedback-shift-register counter is implemented for measurement range extension, and a differential delay cell is adopted for time resolution improvement. Furthermore, the DLL is applied to improve the stability of themultiphase clock frequency. The test chip is designed and fabricated in a Taiwan SemiconductorManufacturing Company 0.35-mu m CMOS process. With an input reference clock of 40 MHz, the total 15-bit three-level TDC can realize a 3-mu s maximum range and a 476-ps resolution. The differential nonlinearity is less than +/- 0.65 LSB, and the integral nonlinearity is within -1.35 LSB to +1.4 LSB.
引用
收藏
页码:181 / 185
页数:5
相关论文
共 50 条
  • [1] A high-precision time-to-digital converter using a two-level conversion scheme
    Hwang, CS
    Chen, P
    Tsao, HW
    2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 174 - 176
  • [2] A high-precision time-to-digital converter using a two-level conversion scheme
    Hwang, CS
    Chen, P
    Tsao, HW
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (04) : 1349 - 1352
  • [3] WIDE-RANGE TIME-TO-DIGITAL CONVERTER
    NUMAO, T
    KOBAYASHI, T
    YOSHIDA, Y
    NUCLEAR INSTRUMENTS & METHODS, 1978, 157 (03): : 451 - 454
  • [4] WIDE-RANGE TIME-TO-DIGITAL CONVERTER
    BIALKOWSKI, J
    HARMSRINGDAHL, L
    SZTARKIER, J
    NUCLEAR INSTRUMENTS & METHODS, 1975, 123 (03): : 605 - 608
  • [5] A Wide-Range, High-Resolution Time to Digital Converter Using a Three-Level Structure
    Jiang, Mei
    He, Yanzhe
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [6] High-precision Time-to-Digital Converter in a FPGA device
    Aloisio, A.
    Branchini, P.
    Giordano, R.
    Izzo, V.
    Loffredo, S.
    2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, : 283 - +
  • [7] High-precision Time-to-Digital Converter in a FPGA device
    Aloisio, A.
    Branchini, P.
    Giordano, R.
    Izzo, V.
    Loffredo, S.
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 290 - +
  • [8] Wide-Range Time-to-Digital Converter With 1-ps Single-Shot Precision
    Keranen, Pekka
    Maatta, Kari
    Kostamovaara, Juha
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (09) : 3162 - 3172
  • [9] A high-resolution time-to-digital converter using a three-level resolution
    Dehghani, Asma
    Saneei, Mohsen
    Mahani, Ali
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (08) : 1248 - 1261
  • [10] WIDE-RANGE HIGH-PRECISION ANEMOMETRY
    HALD, A
    KANN, T
    UPSALA JOURNAL OF MEDICAL SCIENCES, 1977, : 59 - 59