Challenges and Improvements for 3D-IC Integration Using Ultra Thin (25μm) Devices

被引:0
作者
La Manna, A. [1 ]
Buisson, T. [1 ]
Detalle, M. [1 ]
Rebibis, K. J. [1 ]
Velenis, D. [1 ]
Zhang, W. [1 ]
Beyne, E. [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
来源
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2012年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor industry has followed the Moore's Law for more than 40 years. The concept of scaling based on this law is now approaching the end and to maintain the same scaling concept new routes are being investigated. These new routes are commonly identified as 'More-than-Moore' technologies and the most important of them is 3D-IC integration. By 3D-IC Integration it is possible to put more transistors on the same footprint without the need to shrink transistor sizes. However, as for any new technology, there are many challenges and issues that need to be addressed before moving to high volume manufacturing [1]. In this work we present the challenges and required improvements identified for 3D stacking in case of ultra thin devices with TSVs (Thru Silicon Vias). In particular, the challenges related to wafer thinning, flip chip bumping, 3D stacking and packaging.
引用
收藏
页码:532 / 536
页数:5
相关论文
共 8 条
[1]   High Density Cu-Sn TLP Bonding for 3D Integration [J].
Agarwal, Rahul ;
Zhang, Wenqi ;
Limaye, Paresh ;
Ruythooren, Wouter .
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, :345-349
[2]  
Beyne Eric, 2009, P SOL STAT DEV MAT C
[3]  
Chanchani R., 2009, 3D Integration Technologies
[4]  
Gerber Mark, 2011, P EL COMP TECHN C OR
[5]  
Jourdain A., 2011, P IEEE 61 EL COMP TE
[6]  
Manna Antonio La, IMAPS 2011 LONG BEAC
[7]   Thickness characterization of ultra thin wafers on carrier [J].
Teixeira, R. C. ;
De Munck, K. ;
Baert, K. ;
Swinnen, B. ;
Knuettel, A. ;
De Moor, P. .
2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, :238-+
[8]  
Van Olmen Jan, 2009, P IEEE INT 3D SYST I