Copper bonded layers analysis and effects of copper surface conditions on bonding quality for three-dimensional integration

被引:64
作者
Chen, KN [1 ]
Tan, CS [1 ]
Fan, A [1 ]
Reif, R [1 ]
机构
[1] MIT, Microsyst Technol Labs, Cambridge, MA 02139 USA
关键词
wafer bonding; copper; oxide; surface roughness;
D O I
10.1007/s11664-005-0151-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to achieve copper wafer bonding with good quality, surface conditions of copper films are important factors. In this work, the effects of surface conditions, such as surface roughness and oxide formation on the bond strength, were investigated under different bonding conditions. Prior to bonding, copper film surfaces were kept in the atmosphere for less than 1 min, 3 days, and 7 days, respectively, to form different thicknesses of oxide on the surface. Some copper wafers were cleaned using HCl before bonding in order to remove the surface oxide. Surface roughness of copper films with and without HCl cleaning was examined. Since surface cleaning before bonding removes oxides but creates surface roughness, it is important to study the corresponding bond strength under different bonding conditions. These results offer the required information for the process design of copper wafer bonding in three-dimensional integration applications.
引用
收藏
页码:1464 / 1467
页数:4
相关论文
共 18 条
[1]  
Akasaka Y., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P488
[2]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[3]   ALIGNED WAFER BONDING - A KEY TO 3-DIMENSIONAL MICROSTRUCTURES [J].
BOWER, RW ;
ISMAIL, MS ;
FARRENS, SN .
JOURNAL OF ELECTRONIC MATERIALS, 1991, 20 (05) :383-387
[4]   Temperature and duration effects on microstructure evolution during copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Tan, CS ;
Reif, R .
JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (12) :1371-1374
[5]   Comparisons of conventional, 3-D, optical, and RF interconnects for on-chip clock distribution [J].
Chen, KN ;
Kobrinsky, MJ ;
Barnett, BC ;
Reif, R .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :233-239
[6]   Morphology and bond strength of copper wafer bonding [J].
Chen, KN ;
Tan, CS ;
Fan, A ;
Reif, R .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (01) :G14-G16
[7]   Interfacial morphologies and possible mechanisms of copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Reif, R .
JOURNAL OF MATERIALS SCIENCE, 2002, 37 (16) :3441-3446
[8]   Microstructure evolution and abnormal grain growth during copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Tan, CS ;
Reif, R ;
Wen, CY .
APPLIED PHYSICS LETTERS, 2002, 81 (20) :3774-3776
[9]   Microstructure examination of copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Reif, R .
JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (04) :331-335
[10]   Interconnect limits on gigascale integration (GSI) in the 21st century [J].
Davis, JA ;
Venkatesan, R ;
Kaloyeros, A ;
Beylansky, M ;
Souri, SJ ;
Banerjee, K ;
Saraswat, KC ;
Rahman, A ;
Reif, R ;
Meindl, JD .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :305-324