OxRAM-based Non Volatile Flip-Flop in 28nm FDSOI

被引:0
|
作者
Jovanovic, N. [1 ,3 ,4 ]
Thomas, O. [1 ]
Vianello, E. [1 ]
Portal, J-M [2 ]
Nikolic, B. [3 ]
Naviner, L. [4 ]
机构
[1] CEA Grenoble, LETI, F-38054 Grenoble, France
[2] Aix Marseille Univ, CNRS, UMR 6242, IM2NP, Marseille, France
[3] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[4] Telecom ParisTech, F-75637 Paris, France
来源
2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2014年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a robust OxRAM-based nonvolatile flip-flop (NVFF) solution, designed for deep nano-scaled CMOS technologies. Forming, set and reset operations rely on a reliable design approach using thin gate oxide CMOS. The NVFF is benchmarked against a standard FF in 28nm CMOS FDSOI. Non-volatility is added with minimal impact on the FF performances.
引用
收藏
页码:141 / 144
页数:4
相关论文
共 50 条
  • [31] A Low-Power Radiation-Hardened Flip-Flop with Stacked Transistors in a 65 nm FDSOI Process
    Maruoka, Haruki
    Hifumi, Masashi
    Furuta, Jun
    Kobayashi, Kazutoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (04): : 273 - 280
  • [32] A Synchronized 35 GHz Divide-by-5 TSPC Flip-Flop Clock Divider in 22 nm FDSOI
    Probst, Florian
    Engelmann, Andre
    Weigel, Robert
    2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 212 - 214
  • [33] A 65 nm Temporally Hardened Flip-Flop Circuit
    Li, Y. -Q.
    Wang, H. -B.
    Liu, Rui
    Chen, Li
    Nofal, Issam
    Chen, Q. -Y.
    He, A. -L.
    Guo, Gang
    Baeg, Sang H.
    Wen, Shi-Jie
    Wong, Richard
    Wu, Qiong
    Chen, Mo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (06) : 2934 - 2940
  • [34] Statistical Energy Study for 28nm FDSOI Devices
    Kheirallah, Rida
    Galliere, Jean-Marc
    Todri-Sanial, Aida
    Azemard, Nadine
    Ducharme, Gilles
    2015 16TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2015,
  • [35] Integration of SPAD in 28nm FDSOI CMOS technology
    de Albuquerque, T. Chaves
    Calmon, F.
    Clerc, R.
    Pittet, P.
    Benhammou, Y.
    Golanski, D.
    Jouan, S.
    Rideau, D.
    Cathelin, A.
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 82 - 85
  • [36] A Bluetooth Low Energy DCO in 28nm FDSOI
    Panetas-Felouris, Orfeas
    Vlassis, Spyridon
    Souliotis, George
    Panagiotopoulos, Vasileios
    2020 43RD INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2020, : 321 - 324
  • [37] A Non-Volatile Flip-Flop Circuit Using One MTJ and Reference Resistance
    1600, Institute of Electrical and Electronics Engineers Inc.
  • [38] A non-volatile flip-flop circuit using one MTJ and reference resistance
    Kaizu, Kousei
    Usami, Kimiyoshi
    2024 INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS, AND COMMUNICATIONS, ITC-CSCC 2024, 2024,
  • [39] Conductivity and reliability of 28nm FDSOI Middle of the line dielectrics
    Federspiel, X.
    Nouguier, D.
    Ney, D.
    Ya, T.
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [40] 28nm node bulk vs FDSOI reliability comparison
    Federspiel, X.
    Angot, D.
    Rafik, M.
    Cacho, F.
    Bajolet, A.
    Planes, N.
    Roy, D.
    Haond, M.
    Arnaud, F.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,