Using Statistical Models to Improve the Reliability of Delay-Based PUFs

被引:22
作者
Xu, Xiaolin [1 ]
Burleson, Wayne [1 ]
Holcomb, Daniel E. [1 ]
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
来源
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2016年
关键词
AUTHENTICATION;
D O I
10.1109/ISVLSI.2016.125
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Physical Unclonable Functions (PUFs) use random physical variations to map input challenges to output responses in a way that is unique to each chip. PUFs are promising low cost security primitives but unreliability of outputs limits the practical applications of PUFs. This work addresses two causes of unreliability: environmental noise and device aging. To improve reliability, we constructively apply Machine Learning modeling, and use the models to predict and then discard challenge-response pairs (CRPs) that will be unreliable with respect to noise and aging on a given PUF instance. The proposed method provides flexibility to control error rate by deciding what percentage of challenges to discard. Our experiments find that a PUF with nominal reliability of 91% can be made fully reliable by discarding only 20% of challenges.
引用
收藏
页码:547 / 552
页数:6
相关论文
共 23 条
  • [1] [Anonymous], 2007, CRYPTOGRAPHIC HARDWA
  • [2] [Anonymous], 2007, P C RFID SEC
  • [3] [Anonymous], P IEEE COMP COMM SOC
  • [4] Avvaru SVS, 2016, DES AUT TEST EUROPE, P543
  • [5] Delvaux J., 2015, HELPER DATA ALGORITH
  • [6] Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523
  • [7] Identification and authentication of integrated circuits
    Gassend, B
    Lim, D
    Clarke, D
    van Dijk, M
    Devadas, S
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2004, 16 (11) : 1077 - 1098
  • [8] Khan S., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P158, DOI 10.1109/DFT.2012.6378217
  • [9] A technique to build a secret key in integrated circuits for identification and authentication applications
    Lee, JW
    Lim, DY
    Gassend, B
    Suh, GE
    van Dijk, M
    Devadas, S
    [J]. 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 176 - 179
  • [10] Compact algorithmic time-to-digital converter
    Li, Shuo
    Salthouse, Christopher D.
    [J]. ELECTRONICS LETTERS, 2015, 51 (03) : 213 - U36