共 39 条
- [3] Equivalent network synthesis for via holes discontinuities [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (04): : 528 - 536
- [4] Belevitch V., 1968, Classical Network Theory
- [6] Development of model libraries for embedded passives using network synthesis [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (04): : 249 - 260
- [8] Coperich K. M., 2002, IEEE T ADV PACKAGING, V35, P129
- [10] *CST, 2003, CST MICR STUD MAN VE