Improving the convergence of vector fitting for equivalent circuit extraction from noisy frequency responses

被引:78
作者
Grivet-Talocia, S [1 ]
Bandinu, M [1 ]
机构
[1] Politecn Torino, Dept Elect, I-10129 Turin, Italy
关键词
circuit extraction; linear macromodeling; noise; rational approximation; vector fitting;
D O I
10.1109/TEMC.2006.870814
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The vector fitting (VF) algorithm has become a common tool in electromagnetic compatibility and signal integrity studies. This algorithm allows the derivation of a rational approximation to the transfer matrix of a given linear structure starting from measured or simulated frequency responses. This paper addresses the convergence properties of a VF when the frequency samples are affected by noise. We show that small amounts of noise can seriously impair or destroy convergence. This is due to the presence of spurious poles that appear during the iterations. To overcome this problem we suggest a simple modification of the basic VF algorithm, based on the identification and removal of the spurious poles. Also, an incremental pole addition and relocation process is proposed in order to provide automatic order estimation even in the presence of significant noise. We denote the resulting algorithm as vector fitting with adding and skimming (VF-AS). A thorough validation of the VF-AS algorithm is presented using a Monte Carlo analysis on synthetic noisy frequency responses. The results show excellent convergence and significant improvements with respect to the basic VF iteration scheme. Finally, we apply the new VF-AS algorithm to measured scattering responses of interconnect structures and networks typical of high-speed digital systems.
引用
收藏
页码:104 / 120
页数:17
相关论文
共 39 条
  • [1] Two-layer network equivalent for electromagnetic transients
    Abdel-Rahman, M
    Semlyen, A
    Iravani, MR
    [J]. IEEE TRANSACTIONS ON POWER DELIVERY, 2003, 18 (04) : 1328 - 1335
  • [2] Simulation of high-speed interconnects
    Achar, R
    Nakhla, MS
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 693 - 728
  • [3] Equivalent network synthesis for via holes discontinuities
    Antonini, G
    Scogna, AC
    Orlandi, A
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (04): : 528 - 536
  • [4] Belevitch V., 1968, Classical Network Theory
  • [5] Accurate frequency-domain modeling and efficient circuit simulation of high-speed packaging interconnects
    Beyene, WT
    SchuttAine, JE
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) : 1941 - 1947
  • [6] Development of model libraries for embedded passives using network synthesis
    Choi, KL
    Swaminathan, M
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (04): : 249 - 260
  • [7] A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data
    Coelho, CP
    Phillips, J
    Silveira, LM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (02) : 293 - 301
  • [8] Coperich K. M., 2002, IEEE T ADV PACKAGING, V35, P129
  • [9] Systematic development of transmission-line models for interconnects with frequency-dependent losses
    Coperich, KM
    Morsey, J
    Okhmatovski, VI
    Cangellaris, AC
    Ruehli, DE
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (10) : 1677 - 1685
  • [10] *CST, 2003, CST MICR STUD MAN VE