XY Based Fault-Tolerant Routing with The Passage of Faulty Nodes

被引:5
作者
Kurokawa, Yota [1 ]
Fukushi, Masaru [1 ]
机构
[1] Yamaguchi Univ, Grad Sch Sci & Technol Innovat, Ube, Yamaguchi, Japan
来源
2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018) | 2018年
关键词
Network on Chips; 2D mesh; fault-tolerant routing; passage; ALGORITHM;
D O I
10.1109/CANDARW.2018.00027
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper addresses the problem of developing efficient fault-tolerant routing method for 2D mesh Network-on-Chips (NoCs) to realize dependable and high performance many core systems. Existing fault-tolerant routing methods have the two critical problems of high communication latency and low node utilization. Unlike almost all existing methods where packets always detour faulty nodes, we take a novel and unique approach that packets can pass through faulty nodes. For this approach, we enhance the common NoC architecture by adding switches and links around each node and propose a fault-tolerant routing method based on the well-known simple XY routing method. Simulation result shows that the proposed method reduces average communication latency by about 97.8% compared with the existing method, never sacrificing fault-free nodes.
引用
收藏
页码:99 / 104
页数:6
相关论文
共 8 条
[1]  
Chen KH, 1998, J INF SCI ENG, V14, P765
[2]   Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems [J].
Chen, Yu-Yin ;
Chang, En-Jui ;
Hsin, Hsien-Kai ;
Chen, Kun-Chih ;
Wu, An-Yeu .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (03) :838-849
[3]   The odd-even turn model for adaptive routing [J].
Chiu, GM .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (07) :729-738
[4]   A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip [J].
Fukushima, Yusuke ;
Fukushi, Masaru ;
Yairi, Ikuko Eguchi .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (03) :415-429
[5]  
Holsmark R, 2007, J INF SCI ENG, V23, P1649
[6]   Non-minimal, turn-model based NoC routing [J].
Tsai, Wen-Chung ;
Chu, Kuo-Chih ;
Hu, Yu-Hen ;
Chen, Sao-Jie .
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) :899-914
[7]   Constructing Sub-Arrays with Short Interconnects from Degradable VLSI Arrays [J].
Wu Jigang ;
Srikanthan, Thambipillai ;
Jiang, Guiyuan ;
Wang, Kai .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (04) :929-938
[8]   A General Fault-Tolerant Minimal Routing for Mesh Architectures [J].
Zhao, Hongzhi ;
Bagherzadeh, Nader ;
Wu, Jie .
IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (07) :1240-1246